{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T01:34:08Z","timestamp":1776216848497,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"HiSilicon (Huawei);"},{"name":"European Union\u2019s Horizon 2020 Programme under Marie Sklodowska-Curie","award":["747585"],"award-info":[{"award-number":["747585"]}]},{"name":"National Science Center, Poland","award":["UMO-2017\/27\/B\/ST7\/01217"],"award-info":[{"award-number":["UMO-2017\/27\/B\/ST7\/01217"]}]},{"DOI":"10.13039\/501100001602","name":"Science Foundation Ireland","doi-asserted-by":"publisher","award":["14\/RP\/I2921"],"award-info":[{"award-number":["14\/RP\/I2921"]}],"id":[{"id":"10.13039\/501100001602","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Open J. Circuits Syst."],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/ojcas.2021.3083680","type":"journal-article","created":{"date-parts":[[2021,5,25]],"date-time":"2021-05-25T19:25:56Z","timestamp":1621970756000},"page":"420-433","source":"Crossref","is-referenced-by-count":5,"title":["Interchannel Mismatch Calibration Techniques for Time-Interleaved SAR ADCs"],"prefix":"10.1109","volume":"2","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4776-2777","authenticated-orcid":false,"given":"Mojtaba","family":"Bagheri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6093-8269","authenticated-orcid":false,"given":"Filippo","family":"Schembari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9599-4890","authenticated-orcid":false,"given":"Hashem","family":"Zare-Hoseini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9848-1129","authenticated-orcid":false,"given":"Robert Bogdan","family":"Staszewski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2070-8853","authenticated-orcid":false,"given":"Arokia","family":"Nathan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.832781"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746272"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/82.850419"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055327"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865649"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2661481"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2008477"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109511"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2313571"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2828649"},{"key":"ref19","first-page":"1","article-title":"A 8.2-mW 10-b 1.6-GS\/s 4x TI SAR ADC with fast reference charge neutralization and background timing-skew calibration in 16-nm CMOS","author":"lin","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI-Circuits)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1981.1084954"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757481"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/79.482137"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.821300"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2808244"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010582"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804327"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884331"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2859027"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.856093"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757479"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258814"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642204"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330655"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108125"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530819"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239005"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2414421"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2939663"}],"container-title":["IEEE Open Journal of Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8784029\/9314963\/09440661.pdf?arnumber=9440661","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:59:09Z","timestamp":1639771149000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9440661\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/ojcas.2021.3083680","relation":{},"ISSN":["2644-1225"],"issn-type":[{"value":"2644-1225","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}