{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T20:42:56Z","timestamp":1778877776322,"version":"3.51.4"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Open J. Circuits Syst."],"published-print":{"date-parts":[[2022]]},"DOI":"10.1109\/ojcas.2022.3211844","type":"journal-article","created":{"date-parts":[[2022,10,4]],"date-time":"2022-10-04T19:40:46Z","timestamp":1664912446000},"page":"216-227","source":"Crossref","is-referenced-by-count":11,"title":["Loop Dynamics Analysis of PAM-4 Mueller\u2013Muller Clock and Data Recovery System"],"prefix":"10.1109","volume":"3","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9942-5193","authenticated-orcid":false,"given":"Kunal","family":"Yadav","sequence":"first","affiliation":[{"name":"Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4244-3558","authenticated-orcid":false,"given":"Ping-Hsuan","family":"Hsieh","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0977-7516","authenticated-orcid":false,"given":"Anthony Chan","family":"Carusone","sequence":"additional","affiliation":[{"name":"Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062925"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662428"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062964"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2878850"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICASIC.2007.4415568"},{"key":"ref6","volume-title":"High-speed baud-rate clock and data recovery","author":"Danny","year":"2018"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1976.1093326"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/49.920172"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433823"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062987"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9162791"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3024261"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3057580"},{"key":"ref14","volume-title":"ClearClock for the Future of PCIe","author":"Thompson","year":"2022"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573474"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831600"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.875292"},{"key":"ref18","volume-title":"IEEE 802.3ck 100 Gb\/s, 200 Gb\/s, 400 Gb\/s electrical interfaces task force","year":"2018"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2471-4"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10161888"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.918149"},{"key":"ref22","volume-title":"Ethernet 106Gbps Chip-To-Module (C2M) VSR Simulations and Updates","author":"Li","year":"2018"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2923586"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778286"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055346"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2009.5357247"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2340574"}],"container-title":["IEEE Open Journal of Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8784029\/9684754\/09910561.pdf?arnumber=9910561","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T22:02:05Z","timestamp":1705960925000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9910561\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/ojcas.2022.3211844","relation":{},"ISSN":["2644-1225"],"issn-type":[{"value":"2644-1225","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022]]}}}