{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,27]],"date-time":"2026-07-27T15:33:49Z","timestamp":1785166429503,"version":"3.55.0"},"reference-count":115,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Prime Minister\u2019s Research Fellows (PMRF) Scheme, Government of India"},{"DOI":"10.13039\/501100001409","name":"FIST Scheme of DST, Government of India","doi-asserted-by":"publisher","award":["SR\/FST\/ET-II\/2021\/814"],"award-info":[{"award-number":["SR\/FST\/ET-II\/2021\/814"]}],"id":[{"id":"10.13039\/501100001409","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Open J. Circuits Syst."],"published-print":{"date-parts":[[2023]]},"DOI":"10.1109\/ojcas.2023.3305557","type":"journal-article","created":{"date-parts":[[2023,8,15]],"date-time":"2023-08-15T17:34:40Z","timestamp":1692120880000},"page":"241-257","source":"Crossref","is-referenced-by-count":22,"title":["Reversible Gates: A Paradigm Shift in Computing"],"prefix":"10.1109","volume":"4","author":[{"given":"Syed Farah","family":"Naz","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, IC-ResQ Lab., Indian Institute of Technology Jammu, Jammu and Kashmir, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0810-814X","authenticated-orcid":false,"given":"Ambika Prasad","family":"Shah","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, IC-ResQ Lab., Indian Institute of Technology Jammu, Jammu and Kashmir, India"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2015.07.423"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176564"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-017-0960-4"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1140\/epjd\/e2019-90315-x"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ICEEICT.2014.6919121"},{"key":"ref52","first-page":"7","article-title":"Area efficient layout design of multiply complements logic (MCL) gate using QCA technology","volume":"14","author":"farzana","year":"2014","journal-title":"Global Journal of Research in Engineering"},{"key":"ref55","first-page":"787","article-title":"Design and optimization of reversible bcd adder\/subtractor circuit for quantum and nanotechnology based systems","volume":"4","author":"mohammadi","year":"2008","journal-title":"World Appl Sci J"},{"key":"ref54","first-page":"286","article-title":"Frame of reversible BCD adder and carry skip BCD adder and optimization using new reversible logic gates for quantum-dot cellular automata","volume":"9","author":"misra","year":"2015","journal-title":"Aust J Basic Appl Sci"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.4236\/cs.2014.51002"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1016\/j.ijleo.2016.04.086"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ESCI50559.2021.9397042"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ASET.2018.8379835"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-15-0633-8_141"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-15-0633-8_140"},{"key":"ref42","first-page":"151","article-title":"A review of reversible gates and its application in logic design","volume":"3","author":"mamataj","year":"2014","journal-title":"American Journal of Engineering Research"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.32.3266"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.5897\/IJPS12.213"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/s10773-019-04271-9"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2009.49"},{"key":"ref8","first-page":"266","article-title":"Design and analysis of 3× 3 reversible quantum gates","volume":"22","author":"bhat","year":"2023","journal-title":"J Comput Electron"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.54.147"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1201\/9781003230113-9"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.53.0183"},{"key":"ref6","author":"nielsen","year":"2002","journal-title":"Quantum Computation and Quantum Information"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2005.9"},{"key":"ref100","first-page":"8","article-title":"An extended review on reversible logic gates and their implementation","volume":"1","author":"mia","year":"2015","journal-title":"Int J Latest Eng Res Appl"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1109\/ICCITechn.2014.7073075"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/j.ijleo.2017.06.024"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/s10773-018-3664-z"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2014.08.012"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/IEMCON.2017.8117242"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICICI.2017.8365338"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1364\/ON.11.2.000011"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1080\/00207217.2019.1608587"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.122"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.65.012320"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2006.63"},{"key":"ref38","article-title":"Quantum cost optimization for reversible sequential circuit","author":"mamun","year":"2014","journal-title":"arXiv 1407 7098"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/0375-9601(82)90084-6"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1261020"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MP.2005.1405801"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1038\/299802a0"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2886"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2008.04.003"},{"key":"ref21","first-page":"1","article-title":"Design of a reversible single precision floating point subtractor","volume":"3","author":"lakshmi","year":"2014","journal-title":"Springer Plus"},{"key":"ref28","article-title":"Logical reversibility and physical reversibility in quantum measurement","author":"ueda","year":"1997","journal-title":"quant-ph\/9709045"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/BF01857727"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.83"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.53.0183"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.21236\/ADA082021"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2009.2018250"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2007.898260"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.5121\/vlsic.2012.3308"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2016.06.008"},{"key":"ref11","first-page":"207","article-title":"Power consumption in reversible logic addressed by a ramp voltage","author":"vos","year":"2005","journal-title":"Proc Int'l Workshop Power and Timing Modeling Optimization and Simulation"},{"key":"ref99","first-page":"13","article-title":"A more effective Realization of BCD adder by using a new reversible logic BBCDC","volume":"4","author":"mamataj","year":"2014","journal-title":"Int J Comput Eng Res"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"210","DOI":"10.15598\/aeee.v12i3.916","article-title":"Heuristic synthesis of reversible logic–A comparative study","volume":"12","author":"cheng","year":"2014","journal-title":"Advanced Electrical and Electronics Engineering"},{"key":"ref98","doi-asserted-by":"crossref","first-page":"27","DOI":"10.5121\/vlsic.2012.3603","article-title":"Optimized multiplier using reversible multi-control input toffoli gates","volume":"3","author":"bhagyalakshmi","year":"2012","journal-title":"International Journal of VLSI Design & Communication Systems"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1364\/OL.34.002766"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2011.2104352"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-4-431-56606-9"},{"key":"ref18","article-title":"Randomized reversible gate-based obfuscation for secured compilation of quantum circuit","author":"das","year":"2023","journal-title":"arXiv 2305 01133"},{"key":"ref93","first-page":"1336","article-title":"Design and implementation of reversible sequential circuits","volume":"3","author":"harish naik","year":"2014","journal-title":"Int J Adv Res Comput Eng Technol"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1109\/ICECTECH.2011.5941973"},{"key":"ref95","first-page":"21","article-title":"Reconfigurable single precision floating point multiplier using reversible logic","volume":"4","author":"sudhakar","year":"2014","journal-title":"Transstellar J Publ Res Consul"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/ICRAIE.2014.6909323"},{"key":"ref91","first-page":"134","article-title":"Design of a high performance reversible multiplier","volume":"8","author":"ali","year":"2011","journal-title":"Int J Comput Sci"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.5120\/ijca2016909429"},{"key":"ref89","first-page":"386","article-title":"A novel design of D-flip flop using new rr fault tolerant reversible logic gate","volume":"3","author":"ravi","year":"2013","journal-title":"Int J Emerg Technol Adv Eng"},{"key":"ref86","first-page":"3838","article-title":"An improved design of a multiplier using reversible logic gates","volume":"2","author":"bhagyalakshmi","year":"2010","journal-title":"Int J Eng Sci Technol"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.3844\/ajassp.2008.282.288"},{"key":"ref88","article-title":"Optimization of reversible sequential circuits","author":"sayem","year":"2010","journal-title":"arXiv 1006 4570"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.3923\/jas.2007.3995.4000"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/ISCIT.2014.7011941"},{"key":"ref81","first-page":"1159","article-title":"Design of an efficient reversible 8x8 wallace tree multiplier","volume":"20","author":"krishnaveni","year":"2012","journal-title":"World Appl Sci J"},{"key":"ref84","first-page":"44","article-title":"Design and optimization of reversible multiplier circuit","volume":"52","author":"rangaraju","year":"2012","journal-title":"Int J Comput Appl"},{"key":"ref83","first-page":"5","article-title":"Design of reversible adder subtractor using multifunction reversible logic gate (MRLG)","volume":"1","author":"kumar","year":"2016","journal-title":"Advances Elect Comput Eng J"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378198"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSCE.2014.7111144"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.22632\/ccs-2017-252-10"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/NGCT.2016.7877489"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2593634"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.5815\/ijmecs.2016.06.03"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.75"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.3923\/itj.2009.208.213"},{"key":"ref104","first-page":"417","article-title":"A review on reversible logic gates and their implementation","volume":"3","author":"garipelly","year":"2013","journal-title":"Int J Emerg Technol Adv Eng"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1142\/S0219749911007447"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.811448"},{"key":"ref77","first-page":"72","article-title":"High speed time efficient reversible ALU based logic gate structure on vertex family","volume":"11","author":"yadav","year":"2015","journal-title":"Int J Eng Research & Development"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1504\/IJCAT.2017.086558"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.30"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1109\/CCAA.2017.8230046"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-13-8821-7_1"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s11128-009-0106-0"},{"key":"ref71","first-page":"227","article-title":"Optimized design of high performance reversible multiplier using BME and MHNG reversible gate","volume":"2","author":"mahfuzzreza","year":"2013","journal-title":"American International Journal of Research in Science Technology Engineering & Mathematics IASIR USA"},{"key":"ref111","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1016\/j.micpro.2019.05.009","article-title":"Design of integrated reversible fault-tolerant arithmetic and logic unit","volume":"69","author":"kamaraj","year":"2019","journal-title":"Microprocess Microsyst"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.19044\/esj.2017.v13n15p265"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.1145\/2629538"},{"key":"ref73","first-page":"9","article-title":"Six-correction logic (SCL) gates in quantum-dot cellular automata (QCA)","volume":"9","author":"rahman","year":"2015","journal-title":"International Journal of Engineering Science"},{"key":"ref72","first-page":"1","article-title":"A novel realization of sequential reversible building blocks","author":"pareek","year":"2014","journal-title":"Proc Future Comput 6th Int Conf Future Comput Technol Appl"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2006.355056"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1007\/s10773-018-3830-3"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206834"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.37622\/IJES\/9.1.2017.57-78"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.25103\/jestr.115.21"},{"key":"ref115","doi-asserted-by":"publisher","DOI":"10.1007\/s11128-014-0762-6"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1016\/j.tcs.2016.01.011"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1002\/jnm.2711"},{"key":"ref113","doi-asserted-by":"publisher","DOI":"10.1016\/j.asej.2017.02.005"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1007\/s10773-022-05017-w"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1109\/ACTEA.2009.5227871"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1631\/FITEE.1600999"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1007\/11572961_66"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.5120\/ijca2016909506"}],"container-title":["IEEE Open Journal of Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8784029\/10019301\/10218349.pdf?arnumber=10218349","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,17]],"date-time":"2024-01-17T18:37:21Z","timestamp":1705516641000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10218349\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"references-count":115,"URL":"https:\/\/doi.org\/10.1109\/ojcas.2023.3305557","relation":{},"ISSN":["2644-1225"],"issn-type":[{"value":"2644-1225","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023]]}}}