{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,11]],"date-time":"2026-04-11T04:27:42Z","timestamp":1775881662145,"version":"3.50.1"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Science Foundation of China","doi-asserted-by":"publisher","award":["62350610271"],"award-info":[{"award-number":["62350610271"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Science Foundation of China","doi-asserted-by":"publisher","award":["62304133"],"award-info":[{"award-number":["62304133"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100011289","name":"Open Fund of State Key Laboratory of Integrated Chips and Systems","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100011289","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Open J. Circuits Syst."],"published-print":{"date-parts":[[2024]]},"DOI":"10.1109\/ojcas.2024.3451530","type":"journal-article","created":{"date-parts":[[2024,12,16]],"date-time":"2024-12-16T19:37:14Z","timestamp":1734377834000},"page":"387-397","source":"Crossref","is-referenced-by-count":1,"title":["V2Va +: An Efficient SystemVerilog & Verilog-to-Verilog-A Translator for Accelerated Mixed-Signal Simulation"],"prefix":"10.1109","volume":"5","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0526-0250","authenticated-orcid":false,"given":"Chao","family":"Wang","sequence":"first","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}]},{"given":"Yicong","family":"Shao","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4343-0425","authenticated-orcid":false,"given":"Jiajie","family":"Huang","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0046-9004","authenticated-orcid":false,"given":"Wangzilu","family":"Lu","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1734-389X","authenticated-orcid":false,"given":"Zhiwen","family":"Gu","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9557-7096","authenticated-orcid":false,"given":"Longfan","family":"Li","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4101-6207","authenticated-orcid":false,"given":"Yuhang","family":"Zhang","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2140-1236","authenticated-orcid":false,"given":"Jian","family":"Zhao","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}]},{"given":"Wei","family":"Mao","sequence":"additional","affiliation":[{"name":"Hangzhou Institute of Technology, Xidian University, Hangzhou, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6322-8614","authenticated-orcid":false,"given":"Yongfu","family":"Li","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3036341"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2023.3293022"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/COOLCHIPS49199.2020.9097641"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3566097.3567952"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265105"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960207"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS46596.2019.8964856"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT49897.2020.9278330"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSS51193.2021.9464198"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED60706.2024.10528712"},{"key":"ref11","first-page":"1102","article-title":"Embedded tutorial: Analog-\/mixed-signal verification methods for AMS coverage analysis","volume-title":"Proc. Design, Autom. Test Eur. Conf. Exhib. (DATE)","author":"Barke"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081384"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2012.6398386"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329470"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2018.00024"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1692755"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2014.7004185"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9181161"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3340683"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465912"},{"key":"ref21","volume-title":"Analog Behavioral Modeling with the Verilog-A Language","author":"FitzPatrick","year":"1998"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICMEL.2006.1650995"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JFLEX.2024.3384934"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS50681.2021.9462742"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2651905"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2004.1412820"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2005.1489787"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2008.4746344"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CIEES58940.2023.10378831"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.23919\/MIXDES55591.2022.9838038"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2019.8870554"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2017.8066582"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS60141.2023.00058"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/IVC.1997.588533"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2015.2455342"},{"key":"ref36","volume-title":"Verilog reference manual","year":"2007"},{"key":"ref37","volume-title":"Verilog-A and Verilog-AMS Reference Manual","year":"2011"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2006.99495"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2005.97972"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249397"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/iSAI-NLP56921.2022.9960266"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISCTIS51085.2021.00032"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/CSITSS60515.2023.10334103"},{"key":"ref44","volume-title":"jpsety","year":"2020"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/IVC.1994.323750"},{"key":"ref46","volume-title":"Generic parameterized carry look ahead adder","year":"2022"},{"key":"ref47","volume-title":"I2C master\/slave core","year":"2017"},{"key":"ref48","volume-title":"Generic systemverilog designs library","year":"2022"}],"container-title":["IEEE Open Journal of Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8784029\/10423923\/10801235.pdf?arnumber=10801235","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T06:29:19Z","timestamp":1737440959000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10801235\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"references-count":48,"URL":"https:\/\/doi.org\/10.1109\/ojcas.2024.3451530","relation":{},"ISSN":["2644-1225"],"issn-type":[{"value":"2644-1225","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024]]}}}