{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T23:50:38Z","timestamp":1740181838581,"version":"3.37.3"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"name":"Helmholtz Gemeinschaft through its Base Funding Program"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Open J. Circuits Syst."],"published-print":{"date-parts":[[2024]]},"DOI":"10.1109\/ojcas.2024.3466395","type":"journal-article","created":{"date-parts":[[2024,12,16]],"date-time":"2024-12-16T19:37:14Z","timestamp":1734377834000},"page":"377-386","source":"Crossref","is-referenced-by-count":0,"title":["Voltage Reference and Voltage Regulator for the Cryogenic Performance Evaluation of the 22nm FDSOI Technology"],"prefix":"10.1109","volume":"5","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-5088-6487","authenticated-orcid":false,"given":"Alfonso R.","family":"Cabrera-Galicia","sequence":"first","affiliation":[{"name":"Central Institute of Engineering, Electronics and Analytics, Electronics Systems (ZEA-2), Forschungszentrum Jülich GmbH, Jülich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5683-4352","authenticated-orcid":false,"given":"Arun","family":"Ashok","sequence":"additional","affiliation":[{"name":"Central Institute of Engineering, Electronics and Analytics, Electronics Systems (ZEA-2), Forschungszentrum Jülich GmbH, Jülich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7193-7402","authenticated-orcid":false,"given":"Patrick","family":"Vliex","sequence":"additional","affiliation":[{"name":"Central Institute of Engineering, Electronics and Analytics, Electronics Systems (ZEA-2), Forschungszentrum Jülich GmbH, Jülich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6273-8778","authenticated-orcid":false,"given":"Andre","family":"Kruth","sequence":"additional","affiliation":[{"name":"Central Institute of Engineering, Electronics and Analytics, Electronics Systems (ZEA-2), Forschungszentrum Jülich GmbH, Jülich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1585-4397","authenticated-orcid":false,"given":"Andr\u00e9","family":"Zambanini","sequence":"additional","affiliation":[{"name":"Central Institute of Engineering, Electronics and Analytics, Electronics Systems (ZEA-2), Forschungszentrum Jülich GmbH, Jülich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0682-7941","authenticated-orcid":false,"given":"Stefan","family":"van Waasen","sequence":"additional","affiliation":[{"name":"Central Institute of Engineering, Electronics and Analytics, Electronics Systems (ZEA-2), Forschungszentrum Jülich GmbH, Jülich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/543171a"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2018.2888987"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838410"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063109"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/tqe.2023.3290593"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.cryogenics.2005.12.002"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/NSSMIC.2009.5401690"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2021.3123866"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3011576"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3021999"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3233551"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/WOLTE55422.2022.9882781"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1002\/9780470508510"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1093\/acprof:oso\/9780198570547.001.0001"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/b978-0-12-310675-9.x5000-2"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.09.015"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838029"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2018.2821763"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2020.2989629"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2021.3131144"},{"volume-title":"Analysis and Design of Analog Integrated Circuits","year":"2009","author":"Gray","key":"ref21"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/9780470547106"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2919924"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2021.3116975"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3139563"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2910952"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.cryogenics.2018.08.006"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1049\/el:20020764"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-017-0014-x"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3327731"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM55494.2023.10103124"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1002\/pssa.2211240225"},{"issue":"2","key":"ref33","first-page":"179","article-title":"Low voltage analog circuit design techniques: A tutorial","volume":"83","author":"Yan","year":"2000","journal-title":"IEICE Trans. Fundam. Electron., Commun. Comput. Sci."},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2023.3337441"},{"volume-title":"Design of Analog CMOS Integrated Circuits","year":"2016","author":"Razavi","key":"ref35"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC59616.2023.10268801"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2016767"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2018.2875821"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2019.8902861"}],"container-title":["IEEE Open Journal of Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8784029\/10423923\/10801233.pdf?arnumber=10801233","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T19:12:13Z","timestamp":1737400333000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10801233\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/ojcas.2024.3466395","relation":{},"ISSN":["2644-1225"],"issn-type":[{"type":"electronic","value":"2644-1225"}],"subject":[],"published":{"date-parts":[[2024]]}}}