{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T23:49:54Z","timestamp":1780444194725,"version":"3.54.1"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100002241","name":"Japan Science and Technology Agency (JST), PRESTO, Japan","doi-asserted-by":"publisher","award":["JPMJPR22B1"],"award-info":[{"award-number":["JPMJPR22B1"]}],"id":[{"id":"10.13039\/501100002241","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Open J. Circuits Syst."],"published-print":{"date-parts":[[2024]]},"DOI":"10.1109\/ojcas.2024.3482469","type":"journal-article","created":{"date-parts":[[2024,10,17]],"date-time":"2024-10-17T17:53:06Z","timestamp":1729187586000},"page":"328-340","source":"Crossref","is-referenced-by-count":8,"title":["Double MAC on a Cell: A 22-nm 8T-SRAM-Based Analog In-Memory Accelerator for Binary\/Ternary Neural Networks Featuring Split Wordline"],"prefix":"10.1109","volume":"5","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-2038-2798","authenticated-orcid":false,"given":"Hiroto","family":"Tagata","sequence":"first","affiliation":[{"name":"Department of Communications and Computer Engineering, Graduate School of Informatics, Kyoto University, Kyoto, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1577-8259","authenticated-orcid":false,"given":"Takashi","family":"Sato","sequence":"additional","affiliation":[{"name":"Department of Communications and Computer Engineering, Graduate School of Informatics, Kyoto University, Kyoto, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3674-4584","authenticated-orcid":false,"given":"Hiromitsu","family":"Awano","sequence":"additional","affiliation":[{"name":"Department of Communications and Computer Engineering, Graduate School of Informatics, Kyoto University, Kyoto, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2018.8461870"},{"key":"ref3","first-page":"1877","article-title":"Language models are few-shot learners","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","volume":"33","author":"Brown"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS48704.2020.9184455"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3162602"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778160"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3079425"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3241385"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2992886"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3083275"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS55924.2022.10090315"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573556"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2928043"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3296675"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED52811.2021.9502505"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061508"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3232601"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3095232"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3028848"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/OJCAS.2020.3042550"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063078"},{"key":"ref24","first-page":"1718","article-title":"Memristor based computation-in-memory architecture for data-intensive applications","volume-title":"Proc. Design, Autom. Test Eur. Conf.","author":"Hamdioui"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2018.8388838"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401226"},{"key":"ref27","article-title":"Binarized neural networks: Training deep neural networks with weights and activations constrained to +1 or \u22121","author":"Courbariaux","year":"2016","journal-title":"arXiv:1602.02830"},{"key":"ref28","first-page":"3123","article-title":"BinaryConnect: Training deep neural networks with binary weights during propagations","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","author":"Courbariaux"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46493-0_32"},{"issue":"187","key":"ref30","first-page":"1","article-title":"Quantized neural networks: Training neural networks with low precision weights and activations","volume":"18","author":"Hubara","year":"2018","journal-title":"J. Mach. Learn. Res."},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.521"},{"key":"ref32","article-title":"Integer Quantization for deep learning inference: Principles and empirical evaluation","author":"Wu","year":"2020","journal-title":"arXiv:2004.09602"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465866"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240831"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2945617"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2020.3016741"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2020.104943"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2907886"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-01216-8_20"}],"container-title":["IEEE Open Journal of Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8784029\/10423923\/10721281.pdf?arnumber=10721281","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,23]],"date-time":"2024-12-23T19:43:30Z","timestamp":1734983010000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10721281\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/ojcas.2024.3482469","relation":{},"ISSN":["2644-1225"],"issn-type":[{"value":"2644-1225","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024]]}}}