{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,2]],"date-time":"2026-04-02T16:09:39Z","timestamp":1775146179199,"version":"3.50.1"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Open J. Circuits Syst."],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/ojcas.2024.3518754","type":"journal-article","created":{"date-parts":[[2025,6,26]],"date-time":"2025-06-26T13:46:10Z","timestamp":1750945570000},"page":"169-180","source":"Crossref","is-referenced-by-count":2,"title":["Revolutionize 3D-Chip Design With Open3DFlow, an Open-Source AI-Enhanced Solution"],"prefix":"10.1109","volume":"6","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-6584-2684","authenticated-orcid":false,"given":"Yifei","family":"Zhu","sequence":"first","affiliation":[{"name":"RIOS Lab, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-3827-7741","authenticated-orcid":false,"given":"Zhenxuan","family":"Luan","sequence":"additional","affiliation":[{"name":"RIOS Lab, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4732-5377","authenticated-orcid":false,"given":"Dawei","family":"Feng","sequence":"additional","affiliation":[{"name":"RIOS Lab, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-2913-7906","authenticated-orcid":false,"given":"Weiwei","family":"Chen","sequence":"additional","affiliation":[{"name":"RIOS Lab, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"Ren","sequence":"additional","affiliation":[{"name":"RIOS Lab, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhangxi","family":"Tan","sequence":"additional","affiliation":[{"name":"RIOS Lab, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116297"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3342753"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967013"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2859220"},{"key":"ref5","volume-title":"Fundamentals of Engineering Electromagnetics","author":"Cheng","year":"2014"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185277"},{"key":"ref7","article-title":"Meta large language model compiler: Foundation models of compiler optimization","author":"Cummins","year":"2024","journal-title":"arXiv:2407.02524"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.14445\/23942584\/IJVSP-V7I1P104"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2022.3162786"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062957"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MNANO.2024.3358714"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2952542"},{"key":"ref13","first-page":"74","article-title":"Rouge: A package for automatic evaluation of summaries","volume-title":"Proc. Text Summ. Branches Out","author":"Lin"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2019.2960207"},{"key":"ref15","volume-title":"3D System-Circuit-Device Design Methodologies for Advanced CMOS","author":"Mathur","year":"2021"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-03544-w"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC57175.2023.10155075"},{"key":"ref18","volume-title":"New Embedding Models and API Updates","year":"2024"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2648839"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.3115\/1073083.1073135"},{"key":"ref21","volume-title":"Signalintegrity: Signal and power integrity tools","author":"Pupalaikis","year":"2024"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586188"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS202256217.2022.9970952"},{"key":"ref24","volume-title":"Hotspot","author":"Robert West","year":"2024"},{"key":"ref25","volume-title":"Cadence integrity 3D-IC platform supports TSMC 3DFabricTM technologies for advanced multi-chiplet designs","author":"Jose","year":"2024"},{"key":"ref26","first-page":"1","article-title":"Building OpenLANE: A 130nm OpenROAD-based tapeout-proven flow: Invited paper","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Shalan"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC48104.2019.9058901"},{"key":"ref28","first-page":"1","article-title":"OpenDB OpenROAD\u2019s database","volume-title":"Proc. Workshop Open-Source EDA Technol.","author":"Spyrou"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2783258.2783307"},{"key":"ref30","article-title":"LLaMa: Open and efficient foundation language models","author":"Touvron","year":"2023","journal-title":"arXiv:2302.13971"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3036341"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.130"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3658493"},{"key":"ref34","volume-title":"Yosys open synthesis suite","author":"Wolf","year":"2016"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454529"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731565"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594683"},{"issue":"7","key":"ref38","first-page":"46","article-title":"Research and implementation of ac resistance calculation method for TSV array","volume":"44","author":"Jinglong","year":"2018","journal-title":"Appl. Electron. Tech."},{"key":"ref39","article-title":"PatternPaint: Generating layout patterns using generative AI and inpainting techniques","author":"Zhou","year":"2024","journal-title":"arXiv:2409.01348"},{"key":"ref40","first-page":"1","article-title":"GreenRio: A Linux-compatible RISC-V processor designed for open-source EDA implementations","volume-title":"Proc. RISC-V Summit Europe","author":"Zhu"},{"key":"ref41","first-page":"1","article-title":"GreenRio: A modern RISC-V microprocessor completely designed with a open-source EDA flow","volume-title":"Proc. Workshop Open-Source EDA Technol.(WOSET)","author":"Zhu"}],"container-title":["IEEE Open Journal of Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8784029\/10830546\/11052893.pdf?arnumber=11052893","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T20:57:39Z","timestamp":1768856259000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11052893\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":41,"URL":"https:\/\/doi.org\/10.1109\/ojcas.2024.3518754","relation":{},"ISSN":["2644-1225"],"issn-type":[{"value":"2644-1225","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025]]}}}