{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,30]],"date-time":"2026-06-30T15:37:33Z","timestamp":1782833853496,"version":"3.54.5"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/100008588","name":"Taighde \u00c9ireann \u2013 Research Ireland through the Centre for Research Training in Machine Learning","doi-asserted-by":"publisher","award":["18\/CRT\/6183"],"award-info":[{"award-number":["18\/CRT\/6183"]}],"id":[{"id":"10.13039\/100008588","id-type":"DOI","asserted-by":"publisher"}]},{"name":"US-Ireland R&D Partnership Programme","award":["22\/US\/3848"],"award-info":[{"award-number":["22\/US\/3848"]}]},{"name":"National Science Foundation","award":["2315851"],"award-info":[{"award-number":["2315851"]}]},{"name":"National Science Foundation","award":["2106634"],"award-info":[{"award-number":["2106634"]}]},{"name":"Department for the Economy, Northern Ireland under the US-Ireland R&D Partnership Programme","award":["USI-226"],"award-info":[{"award-number":["USI-226"]}]},{"name":"MicroElectronic Circuit Centre Ireland","award":["MCCI-2020-07"],"award-info":[{"award-number":["MCCI-2020-07"]}]},{"DOI":"10.13039\/501100025294","name":"Research Ireland","doi-asserted-by":"publisher","award":["22\/US\/3848"],"award-info":[{"award-number":["22\/US\/3848"]}],"id":[{"id":"10.13039\/501100025294","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Open J. Circuits Syst."],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/ojcas.2025.3589132","type":"journal-article","created":{"date-parts":[[2025,11,25]],"date-time":"2025-11-25T18:31:14Z","timestamp":1764095474000},"page":"445-456","source":"Crossref","is-referenced-by-count":2,"title":["MARVEL: An End-to-End Framework for Generating Model-Class Aware Custom RISC-V Extensions for Lightweight AI"],"prefix":"10.1109","volume":"6","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2878-1537","authenticated-orcid":false,"given":"M. Ajay","family":"Kumar","sequence":"first","affiliation":[{"name":"School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, Ireland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-9218-5171","authenticated-orcid":false,"given":"Cian","family":"O\u2019Mahoney","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, Ireland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pedro Kreutz","family":"Werle","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, Ireland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9717-1804","authenticated-orcid":false,"given":"Shreejith","family":"Shanker","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronics Engineering, Trinity College Dublin, Dublin 4, Ireland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0217-8307","authenticated-orcid":false,"given":"Dimitrios S.","family":"Nikolopoulos","sequence":"additional","affiliation":[{"name":"State University Global Change Center, Virginia Tech, Blacksburg, VA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0149-7509","authenticated-orcid":false,"given":"Bo","family":"Ji","sequence":"additional","affiliation":[{"name":"State University Global Change Center, Virginia Tech, Blacksburg, VA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5868-9259","authenticated-orcid":false,"given":"Hans","family":"Vandierendonck","sequence":"additional","affiliation":[{"name":"Faculty of Engineering and Physical Sciences, Queen’s University Belfast, Belfast, U.K."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6139-1100","authenticated-orcid":false,"given":"Deepu","family":"John","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, Ireland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.iotcps.2023.02.004"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2024.3383964"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3675018.3675029"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3587135.3592168"},{"key":"ref5","first-page":"483","article-title":"BARVINN: Arbitrary precision DNN accelerator controlled by a RISC-V CPU","volume-title":"Proc. 28th Asia South Pac. Design Autom. Conf. (ASPDAC)","author":"Askarihemmat"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SMC52423.2021.9658643"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2992900"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116529"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSS55260.2022.9802445"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC62300.2024.10737828"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.21437\/Interspeech.2021-1286"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP52443.2021.00046"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3665283.3665342"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2025.3543445"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2024.3374885"},{"key":"ref18","volume-title":"Ai-RISC: Scalable RISC-V Processor for IoT Edge AI Applications, Univ. Virginia","author":"Verma","year":"2022"},{"key":"ref19","volume-title":"Synopsys ASIP designer","year":"2020"},{"key":"ref20","volume-title":"Trv32p3 processor core","year":"2021"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.5555\/3291168.3291211"},{"key":"ref22","volume-title":"MERA compiler and software framework","year":"2021"},{"key":"ref23","volume-title":"Intermediate representation execution environment","year":"2020"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCVW.2013.77"},{"key":"ref25","volume-title":"COCO dataset","year":"2025"},{"key":"ref26","volume-title":"LiteRT overview","year":"2021"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2021.07.045"},{"key":"ref28","volume-title":"Synopsys go HDL generator manual","year":"2019"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC58585.2023.10257058"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/NorCAS64408.2024.10752449"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2022.100742"},{"key":"ref32","volume-title":"Synopsys chess compiler manual","year":"2022"}],"container-title":["IEEE Open Journal of Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/8784029\/10830546\/11267280-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8784029\/10830546\/11267280.pdf?arnumber=11267280","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T20:57:41Z","timestamp":1768856261000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11267280\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/ojcas.2025.3589132","relation":{},"ISSN":["2644-1225"],"issn-type":[{"value":"2644-1225","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025]]}}}