{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T21:00:17Z","timestamp":1781125217450,"version":"3.54.1"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Open J. Circuits Syst."],"published-print":{"date-parts":[[2026]]},"DOI":"10.1109\/ojcas.2026.3699461","type":"journal-article","created":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T20:09:29Z","timestamp":1780430969000},"page":"308-318","source":"Crossref","is-referenced-by-count":0,"title":["A Ping-Pong Integrating FFE for Wireline SerDes Applications"],"prefix":"10.1109","volume":"7","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-6000-937X","authenticated-orcid":false,"given":"Alireza Akbarpour","family":"Bazargani","sequence":"first","affiliation":[{"name":"Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6247-512X","authenticated-orcid":false,"given":"Hossein","family":"Shakiba","sequence":"additional","affiliation":[{"name":"Huawei Technologies Canada, Markham, ON, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David A.","family":"Johns","sequence":"additional","affiliation":[{"name":"Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1142\/S0129156405003259"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2881278"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365802"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731591"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067657"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454508"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904743"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904530"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071431"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185356"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2504555"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3051109"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.875302"},{"key":"ref14","article-title":"Signal preconditioning using feedforward equalizers in adc-based data links","author":"Qwerty","year":"2016"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819084"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870915"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067348"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/20.364805"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.641708"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929740"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838009"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731797"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2025.3551975"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2021.3109032"},{"key":"ref25","volume-title":"Common Electrical I\/O (CEI) Electrical and Jitter Interoperability Agreements for 6gbps, 11gbps, 25gbps, 56gbps and 112gbps I\/o","year":"2024"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.23919\/vlsicircuits52068.2021.9492471"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731794"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365840"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067407"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3328807"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2831226"},{"issue":"10","key":"ref32","doi-asserted-by":"crossref","first-page":"2734","DOI":"10.1109\/JSSC.2020.3005780","article-title":"A 32-Gb\/s 0.46-pJ\/bit PAM4 CDR using a quarter-rate linear phase detector and a self-biased PLL-based multiphase clock generator","volume":"55","author":"Zhang","year":"2020","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3524336"}],"container-title":["IEEE Open Journal of Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8784029\/11367652\/11547203.pdf?arnumber=11547203","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T20:05:39Z","timestamp":1781121939000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11547203\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/ojcas.2026.3699461","relation":{},"ISSN":["2644-1225"],"issn-type":[{"value":"2644-1225","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]}}}