{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,13]],"date-time":"2025-09-13T15:46:04Z","timestamp":1757778364153,"version":"3.37.3"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Advanced Scientific Computing Research Program"},{"DOI":"10.13039\/100000015","name":"U.S. Department of Energy","doi-asserted-by":"publisher","award":["DE-SC0022881"],"award-info":[{"award-number":["DE-SC0022881"]}],"id":[{"id":"10.13039\/100000015","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100008982","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-2219753"],"award-info":[{"award-number":["CCF-2219753"]}],"id":[{"id":"10.13039\/501100008982","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Open J. Comput. Soc."],"published-print":{"date-parts":[[2023]]},"DOI":"10.1109\/ojcs.2023.3247752","type":"journal-article","created":{"date-parts":[[2023,3,6]],"date-time":"2023-03-06T18:49:44Z","timestamp":1678128584000},"page":"50-61","source":"Crossref","is-referenced-by-count":6,"title":["Towards Area Efficient Logic Circuit: Exploring Potential of Reconfigurable Gate by Generic Exact Synthesis"],"prefix":"10.1109","volume":"4","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8149-8696","authenticated-orcid":false,"given":"Liuting","family":"Shang","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, University of Texas at Arlington, Arlington, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4774-9046","authenticated-orcid":false,"given":"Azad","family":"Naeemi","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9161-1728","authenticated-orcid":false,"given":"Chenyun","family":"Pan","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, University of Texas at Arlington, Arlington, TX, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2010.2096437"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33137-4_1"},{"key":"ref3","first-page":"1","article-title":"International technology roadmap for semiconductors (ITRS)","volume":"1","author":"Wilson","year":"2013","journal-title":"Semicond. Ind. Assoc."},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2014.2357292"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LPT.2006.873570"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2014.2387251"},{"key":"ref7","first-page":"1000","article-title":"Giant spin hall effect (GSHE) logic design for low power application","volume-title":"Proc. Des., Automat. Test Europe Conf. Exhib.","author":"Zhang"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898099"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2019.2955626"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2021.3089326"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2005.851427"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/srep20130"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2917856"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2816818"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/259837"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1899390.1899393"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-32003-6_19"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds:20070057"},{"issue":"2","key":"ref19","first-page":"125","article-title":"Polymorphic gates in design and test of digital circuits","volume":"4","author":"Sekanina","year":"2008","journal-title":"Int. J. Unconv. Comput."},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74626-3_32"},{"issue":"5-6","key":"ref21","first-page":"607","article-title":"On evolutionary synthesis of compact polymorphic combinational circuits","volume":"17","author":"Gajda","year":"2011","journal-title":"J. Mult. Valued Log. Soft Comput."},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090742"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2085250"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2884646"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342110"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126619400103"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2018.8368585"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2019.00056"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS50862.2020.9095557"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858312"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2897703"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2902475"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2926811"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.35"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0433-9"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevApplied.13.054043"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081434"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref41","first-page":"1","article-title":"Minisat v1. 13-a sat solver with conflict-clause minimization","volume":"53","author":"Sorensson","year":"2005","journal-title":"SAT"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.100.161110"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2013.2252317"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2018.2793536"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/2950067.2950072"},{"key":"ref47","first-page":"502","volume-title":"Logic Synthesis and Optimization Benchmarks User Guide: Version 3.0","author":"Yang","year":"1991"}],"container-title":["IEEE Open Journal of the Computer Society"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/8782664\/10016900\/10059178-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8782664\/10016900\/10059178.pdf?arnumber=10059178","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,14]],"date-time":"2024-03-14T03:30:55Z","timestamp":1710387055000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10059178\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"references-count":47,"URL":"https:\/\/doi.org\/10.1109\/ojcs.2023.3247752","relation":{},"ISSN":["2644-1268"],"issn-type":[{"type":"electronic","value":"2644-1268"}],"subject":[],"published":{"date-parts":[[2023]]}}}