{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,5]],"date-time":"2026-05-05T12:28:12Z","timestamp":1777984092177,"version":"3.51.4"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Open J. Comput. Soc."],"published-print":{"date-parts":[[2024]]},"DOI":"10.1109\/ojcs.2024.3468895","type":"journal-article","created":{"date-parts":[[2024,9,25]],"date-time":"2024-09-25T15:32:18Z","timestamp":1727278338000},"page":"553-565","source":"Crossref","is-referenced-by-count":6,"title":["Enhancing Fault Tolerance in High-Performance Computing: A Real Hardware Case Study on a RISC-V Vector Processing Unit"],"prefix":"10.1109","volume":"5","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1902-7188","authenticated-orcid":false,"given":"Marcello","family":"Barbirotta","sequence":"first","affiliation":[{"name":"Department of Information Engineering, Electronics and Telecommunications, Sapienza University of Rome, Via Eudossiana, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8558-5690","authenticated-orcid":false,"given":"Francesco","family":"Minervini","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7714-0277","authenticated-orcid":false,"given":"Carlos Rojas","family":"Morales","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1277-9296","authenticated-orcid":false,"given":"Adrian","family":"Cristal","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0544-9697","authenticated-orcid":false,"given":"Osman","family":"Unsal","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0214-9904","authenticated-orcid":false,"given":"Mauro","family":"Olivieri","sequence":"additional","affiliation":[{"name":"Department of Information Engineering, Electronics and Telecommunications, Sapienza University of Rome, Via Eudossiana, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"issue":"2","key":"ref1","article-title":"A novel FPGA implementation of the NAND-PUF with minimal resource usage and high reliability","volume-title":"Cryptography","volume":"7","author":"Sala","year":"2023"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-20943-2_1"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1177\/1094342009106189"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/78\/1\/012022"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2851613.2851879"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277935"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-017-1993-y"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3310273.3323432"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3575861"},{"issue":"23","key":"ref10","first-page":"1","article-title":"Introduction to intel advanced vector extensions","volume":"23","author":"Lomont","year":"2011","journal-title":"Intel White Paper"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.35"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-40843-4_31"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.7424"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISPDC51135.2020.00009"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC-CSS-ICESS.2015.150"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.18"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/46\/1\/067"},{"key":"ref18","first-page":"1","article-title":"Compiler-assisted checkpoint optimization using SUIF","volume-title":"Proc. 1st SUIF Compiler Workshop","author":"Kingsley","year":"1995"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063427"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311928"},{"key":"ref21","first-page":"237","article-title":"All about eve:$\\lbrace$execute-verify$\\rbrace$ replication for $\\lbrace$multi-core$\\rbrace$ servers","volume-title":"Proc. 10th USENIX Symp. Operating Syst. Des. Implementation","author":"Kapritsos","year":"2012"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067540"},{"key":"ref23","first-page":"C132","article-title":"A 22nm 2.5MB slice on-die L3 cache for the next generation xeon processor","volume-title":"2013 Symp. VLSI Circuits","author":"Chen","year":"2013"},{"key":"ref24","first-page":"1","article-title":"A survey of fault tolerance approaches on different architecture levels","volume-title":"Proc. 30th Int. Conf. Archit. Comput. Syst.","author":"Osinski","year":"2017"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.29292\/jics.v16i3.539"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/871656.859631"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1999.781037"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2024.3425579"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea13010002"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545227"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.7622"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DFT50435.2020.9250750"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.168"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2007.39"},{"issue":"17","key":"ref35","article-title":"Fault-tolerant hardware acceleration for high-performance edge-computing nodes","volume-title":"Electronics","volume":"12","author":"Barbirotta","year":"2023"},{"key":"ref38","first-page":"6","article-title":"Reusable verification environment for a RISC-V vector accelerator","volume-title":"Proc. Des. Verification Conf. Exhib. Europe","author":"Quiroga","year":"2023"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2022.3226709"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/DFT50435.2020.9250871"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISSRE.2012.12"}],"container-title":["IEEE Open Journal of the Computer Society"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8782664\/10375894\/10694791.pdf?arnumber=10694791","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,26]],"date-time":"2024-11-26T19:34:23Z","timestamp":1732649663000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10694791\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/ojcs.2024.3468895","relation":{"has-preprint":[{"id-type":"doi","id":"10.36227\/techrxiv.171177404.45560143\/v1","asserted-by":"object"}]},"ISSN":["2644-1268"],"issn-type":[{"value":"2644-1268","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024]]}}}