{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T01:33:33Z","timestamp":1755221613433,"version":"3.43.0"},"reference-count":100,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Anusandhan National Research Foundation","award":["CRG\/2020\/003584"],"award-info":[{"award-number":["CRG\/2020\/003584"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Open J. Comput. Soc."],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/ojcs.2025.3591359","type":"journal-article","created":{"date-parts":[[2025,7,21]],"date-time":"2025-07-21T18:11:03Z","timestamp":1753121463000},"page":"1260-1270","source":"Crossref","is-referenced-by-count":0,"title":["Simulators for Processors Used in Virtualization: A Survey"],"prefix":"10.1109","volume":"6","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7809-3660","authenticated-orcid":false,"given":"Swapneel C.","family":"Mhatre","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, National Institute of Technology Calicut, Kozhikode, Kerala, India"}]},{"given":"Priya","family":"Chandran","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, National Institute of Technology Calicut, Kozhikode, Kerala, India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-01744-5"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2009.2"},{"article-title":"Automatic generation of compiled cycle level microarchitecture simulators for superspeculative processors","year":"2004","author":"Chandran","key":"ref3"},{"volume-title":"The RISC-V Instruction Set Manual: Volume II, Privileged Architecture","year":"2024","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.163"},{"year":"2005","key":"ref6","article-title":"Intel virtualization technology specification for the IA-32 Intel Architecture"},{"year":"2005","key":"ref7","article-title":"Intel virtualization technology specification for the intel itanium architecture (VT-i), revision 2.0"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1535\/itj.1003.01"},{"article-title":"Enabling intel virtualization technology features and benefits, maximizing the benefits of virtualization with intels new CPUs and chipsets","year":"2010","author":"Righini","key":"ref9"},{"journal-title":"Intel 64 and IA-32 Architectures Software Developers Manual, Volume 3C: System Programming Guide, Part 3","year":"2016","key":"ref10"},{"journal-title":"Intel 64 and IA-32 Architectures Software Developers Manual Combined Volumes: 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D, and 4","year":"2024","key":"ref11"},{"key":"ref12","first-page":"1","article-title":"Supporting RISC-V full system simulation in GEM5","volume-title":"Proc. Comput. Architecture Res. RISC-V","author":"Hin","year":"2021"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2248487.2151022"},{"article-title":"Architectures for secure cloud computing servers","year":"2013","author":"Szefer","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/icacci.2016.7732288"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICACCI.2016.7732288"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3185768.3185774"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.simpat.2020.102144"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.comnet.2016.06.037"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.simpat.2015.06.002"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/OJCS.2021.3060658"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"article-title":"The rocket chip generator","year":"2016","author":"Asanovi","key":"ref23"},{"key":"ref24","first-page":"1","article-title":"Boom V2, an open-source out-of-order RISC-V core","volume-title":"Proc. Comput. Architecture Res. RISC-V","author":"Celio","year":"2017"},{"key":"ref25","first-page":"1","article-title":"SonicBOOM: The 3rd generation berkeley out-of-order machine","volume-title":"Proc. Comput. Architecture Res. RISC-V","author":"Zhao","year":"2020"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/OJCS.2024.3468895"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/361011.361073"},{"volume-title":"Virtual Machines: Versatile Platforms for Systems and Processes","year":"2005","author":"Smith","key":"ref28"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.173"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/CLOUD.2018.00030"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.14529\/jsfi190107"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3380955"},{"issue":"239","key":"ref33","volume-title":"Linux J.","volume":"2014","year":"2014"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MCC.2014.51"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"ref36","first-page":"973","article-title":"Meltdown: Reading kernel memory from user space","volume-title":"Proc. 27th USENIX Secur. Symp.","author":"Lipp","year":"2018"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3357033"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3365199"},{"article-title":"Intel trusted execution technology, hardware-based technology for enhancing server platform security","year":"2010","author":"Greene","key":"ref39"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4302-6149-0"},{"year":"2023","key":"ref41","article-title":"Intel trusted execution technology (Intel TXT), software development guide, measured launch environment Developers Guide"},{"article-title":"AMD memory encryption","year":"2021","author":"Kaplan","key":"ref42"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3342195.3387532"},{"key":"ref44","first-page":"1","article-title":"Extending RISC-V keystone to include efficient secure memory","volume-title":"Proc. Comput. Architecture Res. RISC-V","author":"Moolman","year":"2024"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/iccd.2016.7753351"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2917698"},{"key":"ref47","first-page":"10","article-title":"Qemu, a fast and portable dynamic translator","volume-title":"Proc. Annu. Conf. USENIX Annu. Tech. Conf.","volume":"41","author":"Bellard","year":"2005"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref49","first-page":"1","article-title":"RISC5: Implementing the RISC-V ISA in GEM5","volume-title":"Proc. Comput. Architecture Res. RISC-V","author":"Roelke","year":"2017"},{"key":"ref50","first-page":"1","article-title":"Simulating multi-core RISC-V systems in GEM5","volume-title":"Proc. Comput. Architecture Res. RISC-V","author":"Ta","year":"2018"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416636"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/2629677"},{"key":"ref54","first-page":"1","article-title":"Flexible timing simulation of RISC-V processors with sniper","volume-title":"Proc. Comput. Architecture Res. RISC-V","author":"Mallya","year":"2018"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090722"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/373574.373578"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2001.990668"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-014-1375-7"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844470"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/HiPC.2014.7116897"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2015.7347586"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1145\/3077582"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2756051"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2024.3514917"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.36"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363733"},{"key":"ref69","first-page":"226","article-title":"MPTLsim: A simulator for X86 multicore processors","volume-title":"Proc. 46th Annu. Des. Automat. Conf.","author":"Zeng","year":"2009"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844466"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1145\/511334.511349"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.95"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/HOST54066.2022.9839725"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2007.17"},{"key":"ref75","first-page":"335","article-title":"Multi2Sim: A simulation framework for CPU-GPU computing","volume-title":"Proc. 2012 21st Int. Conf. Parallel Architectures Compilation Techn.","author":"Ubal","year":"2012"},{"key":"ref76","first-page":"53","article-title":"Virtual-GEMs: An infrastructure to simulate virtual machines","volume-title":"Proc. Int. Workshop Model., Benchmarking Simul.","author":"Garca-Guirado","year":"2009"},{"article-title":"Kernel based simulation study of rollback sensitive memory architecture","year":"2016","author":"Kumar","key":"ref77"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/CIC.2017.00062"},{"key":"ref79","first-page":"1","article-title":"Precise and accurate processor simulation","volume-title":"Proc. Workshop Comput. Architecture Eval. Using Commercial Workloads","author":"Cain","year":"2002"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1145\/2431211.2431216"},{"key":"ref81","first-page":"91","article-title":"Virtual machine isolation - A survey on the security of virtual machines","volume-title":"Proc. 2nd Int. Conf. Secur. Comput. Netw. Distrib. Syst.","author":"Jithin","year":"2014"},{"key":"ref82","first-page":"91","article-title":"QEMU-CAS: A full-system cycle-accurate simulation framework based on QEMU","volume-title":"Proc. Comput. Architecture Res. RISC-V","author":"Cao","year":"2023"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1145\/1165389.945462"},{"key":"ref84","first-page":"47","article-title":"Xen and the art of repeated research","volume-title":"Proc. Annu. Conf. USENIX Annu. Tech. Conf.","author":"Clark","year":"2004"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1145\/3341105.3373975"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1145\/3555776.3577705"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00014"},{"key":"ref88","first-page":"1","article-title":"Advancing cloud computing capabilities on gem5 by implementing the RISC-V hypervisor extension","volume-title":"Proc. Comput. Architecture Res. RISC-V","author":"Fragkoulis","year":"2024"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1145\/3642921.3642926"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1109\/ICFCC.2010.5497521"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1109\/CLOUD.2015.35"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1007\/s41870-024-01862-6"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2025.3529667"},{"article-title":"Innovative technology for CPU based attestation and sealing","year":"2013","author":"Anati","key":"ref94"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1145\/2487726.2488368"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1145\/2487726.2488370"},{"year":"2014","key":"ref97","article-title":"Intel software guard extensions programming reference"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1145\/2948618.2954331"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1145\/3593021"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2012.6189207"}],"container-title":["IEEE Open Journal of the Computer Society"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8782664\/10834807\/11087621.pdf?arnumber=11087621","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,9]],"date-time":"2025-08-09T04:47:16Z","timestamp":1754714836000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11087621\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":100,"URL":"https:\/\/doi.org\/10.1109\/ojcs.2025.3591359","relation":{},"ISSN":["2644-1268"],"issn-type":[{"type":"electronic","value":"2644-1268"}],"subject":[],"published":{"date-parts":[[2025]]}}}