{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T12:31:44Z","timestamp":1766061104647,"version":"3.48.0"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"European Space Agency, through its Open Space Innovation Program"},{"name":"6th Space FPGAs Users Workshop"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Open J. Comput. Soc."],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/ojcs.2025.3625468","type":"journal-article","created":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T18:07:32Z","timestamp":1761588452000},"page":"1920-1933","source":"Crossref","is-referenced-by-count":0,"title":["FVM: A Formal Verification Methodology for VHDL Designs"],"prefix":"10.1109","volume":"6","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2896-5897","authenticated-orcid":false,"given":"Hip\u00f3lito","family":"Guzm\u00e1n-Miranda","sequence":"first","affiliation":[{"name":"Department of Electronic Engineering, Universidad de Sevilla, Sevilla, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-1943-6775","authenticated-orcid":false,"given":"Marcos L\u00f3pez","family":"Garc\u00eda","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Universidad de Sevilla, Sevilla, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-4346-4237","authenticated-orcid":false,"given":"Alberto Urb\u00f3n","family":"Aguado","sequence":"additional","affiliation":[{"name":"Microelectronics Section, European Space Agency, European Space Research and Technology Centre, Noordwijk, The Netherlands"}]}],"member":"263","reference":[{"key":"ref1","first-page":"1","article-title":"Towards a formal verification methodology for digital electronics in the space sector","volume-title":"Proc. Space FPGA Users Workshop","author":"Guzmn-Miranda","year":"2025"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/c2013-0-18672-2"},{"article-title":"IC\/ASIC functional verification trend report - 2024","year":"2025","author":"Foster","key":"ref3"},{"article-title":"FPGA functional verification trend report - 2024","year":"2025","author":"Foster","key":"ref4"},{"article-title":"The 2022 wilson research group functional verification study","year":"2022","author":"Foster","key":"ref5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2011.5944940"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2007.4408637"},{"article-title":"Should I learn VHDL if verilog is becoming more popular?","year":"2022","author":"Jensen","key":"ref8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.3390\/electronics7060081"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/dsd.2019.00094"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/idaacs53288.2021.9660906"},{"first-page":"1","volume-title":"IEEE\/IEC International StandardSystemVerilog  Part 2: Universal Verification Methodology Language Reference Manual","year":"2023","key":"ref12"},{"key":"ref13","first-page":"1","article-title":"OSVVM: Advanced verification for VHDL","volume-title":"Proc. Des. Verification Conf. Exhib. Europe","author":"Lewis","year":"2014"},{"key":"ref14","first-page":"1","article-title":"UVVM  The fastest growing FPGA verification methodology worldwide!","volume-title":"Proc. 1st Workshop Open Source Des. Automat., 10th Design, Automat. Test Europe Conf.","author":"Tallaksen","year":"2019"},{"article-title":"VUnit, a test framework for HDL","year":"2016","author":"Asplund","key":"ref15"},{"article-title":"SVUnit","year":"2022","author":"Timi","key":"ref16"},{"year":"2021","key":"ref17","article-title":"Potential ventures. cocotb: Python verification framework"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/dac18074.2021.9586118"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2024.3374249"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/icts58770.2023.10330830"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/date58400.2024.10546729"},{"year":"2025","key":"ref22","article-title":"Questa one formal verification suite"},{"year":"2025","key":"ref23","article-title":"Questa one sim"},{"article-title":"Test planning. video lecture, part of the FPGA verification capabilities course. Siemens verification academy","year":"2012","author":"Salemi","key":"ref24"},{"key":"ref25","first-page":"1","article-title":"WaveDrom: Rendering beautiful waveforms from plain text","author":"Chapyzhenka","year":"2016","journal-title":"Synopsys User Group"},{"article-title":"WaveDrom online editor","year":"2014","author":"Chapyzhenka","key":"ref26"},{"article-title":"How to reduce the complexity of formal analysis. siemens verification horizons blog","year":"2018","author":"Hupcey III","key":"ref27"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/mdt.2007.30"},{"volume-title":"Fluent Python: Clear, Concise and Effective Programming","year":"2022","author":"Ramalho","key":"ref29"},{"article-title":"Rich, a Python library for rich text and beautiful formatting in the terminal","year":"2022","author":"McGugan","key":"ref30"},{"year":"2023","key":"ref31","article-title":"Allure report  Open-source HTML test automation report tool"},{"article-title":"Open logic  A VHDL standard library","year":"2024","author":"Brndler","key":"ref32"},{"year":"2024","key":"ref33","article-title":"GRLIB IP library"},{"article-title":"The PoC-Library. published and maintained by the chair for VLSI design, diagnostics and architecture","year":"2024","author":"Preuer","key":"ref34"},{"author":"Bassett","key":"ref35","article-title":"SDRAM controller"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/spacewire.2016.7771632"},{"volume-title":"Space Engineering: SpaceFibreVery High-Speed Serial Link","year":"2019","key":"ref37"},{"key":"ref38","first-page":"1","article-title":"On hardware verification in an open source context","volume-title":"Proc. 1st Workshop Open Source Des. Automat., 10th Des. Automat. Test Europe Conf.","author":"Marshall","year":"2019"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ojies.2022.3174218"}],"container-title":["IEEE Open Journal of the Computer Society"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8782664\/10834807\/11217165.pdf?arnumber=11217165","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T12:28:56Z","timestamp":1766060936000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11217165\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/ojcs.2025.3625468","relation":{},"ISSN":["2644-1268"],"issn-type":[{"type":"electronic","value":"2644-1268"}],"subject":[],"published":{"date-parts":[[2025]]}}}