{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:25:24Z","timestamp":1749205524596},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/olt.2002.1030198","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T18:14:31Z","timestamp":1056564871000},"page":"147-151","source":"Crossref","is-referenced-by-count":1,"title":["Stop & go BIST"],"prefix":"10.1109","author":[{"given":"I.","family":"Polian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Becker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"342","article-title":"Model for delay faults based upon paths","author":"smith","year":"1985","journal-title":"Int'l Test Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643607"},{"journal-title":"Principles of CMOS VLSI Design A Systems Perspective","year":"1992","author":"weste","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1995.470362"},{"key":"ref4","first-page":"147","article-title":"IP taxonomy, IP searching in a catalog","author":"behnam","year":"1998","journal-title":"Design Automation and Test in Europe User Forum"},{"journal-title":"Built-In Test for VLSI Pseudorandom Techniques","year":"1987","author":"bardell","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510832"},{"key":"ref5","first-page":"126","article-title":"Pseudo exhaustive adjacency testing: a BIST approach fo r stuck-open faults","author":"craig","year":"1985","journal-title":"Int'l Test Conf"},{"key":"ref8","first-page":"98","article-title":"A scalable bist architecture for delay faults","author":"keirn","year":"1999","journal-title":"European Test Workshop"},{"journal-title":"A MORE - A Multi-Operand BDD Package","year":"1999","author":"hett","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529877"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"ref1"},{"key":"ref9","first-page":"542","article-title":"Transition fault simulation by parallel pattern single fault propagation","author":"lindbloom","year":"1986","journal-title":"Int'l Test Conf"}],"event":{"name":"Eighth IEEE International On-Line Testing Workshop (IOLTW 2002)","acronym":"OLT-02","location":"Isle of Bendor, France"},"container-title":["Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW 2002)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8008\/22136\/01030198.pdf?arnumber=1030198","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T16:22:17Z","timestamp":1489162937000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1030198\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/olt.2002.1030198","relation":{},"subject":[]}}