{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T11:18:08Z","timestamp":1730287088688,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/olt.2003.1214364","type":"proceedings-article","created":{"date-parts":[[2004,3,1]],"date-time":"2004-03-01T21:26:50Z","timestamp":1078176410000},"page":"35-40","source":"Crossref","is-referenced-by-count":21,"title":["Synthesis of low-cost parity-based partially self-checking circuits"],"prefix":"10.1109","author":[{"given":"K.","family":"Mohanram","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.S.","family":"Sogomonyan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Gossel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.A.","family":"Touba","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675139"},{"key":"ref11","first-page":"2002","article-title":"Developing Standard Cells for TSMC 0.25 Technology under MOSIS DEEP Rules","author":"sulistyo","year":"2002","journal-title":"Department of Electrical and Computer Engineer-ina Virvinia Tech TR VISC"},{"key":"ref12","article-title":"Error Detecting Codes, Self-Checkin_q Circuits and Applications","author":"wakerly","year":"1978","journal-title":"North-Holland"},{"key":"ref13","article-title":"Logic Synthesis and Optimization Benchmarks User Guide","author":"yang","year":"1991","journal-title":"TR 1991-IWLS-UG-Saeyang MCNC"},{"key":"ref4","article-title":"Logic Synthesis and Verification Alaorithms","author":"hachtel","year":"1998","journal-title":"Kluwer Academic Pub"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510851"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894311"},{"key":"ref5","first-page":"340","article-title":"On Latching Probability of Particle-Induced Transients in Combinational Networks","author":"aliden","year":"1994","journal-title":"Proc Int Symp Fault-Tolerant Comput"},{"key":"ref8","article-title":"SIS: A System for Sequential Circuit Synthesis","author":"sentovich","year":"1992","journal-title":"TRM No UCB\/ERL M92\/41"},{"key":"ref7","volume":"1","author":"pradhan","year":"1986","journal-title":"Fault-Tolerant Computing Theory and Techniques"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0124"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1993.386485"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"}],"event":{"name":"9th International IEEE On-Line Testing Symposium","acronym":"OLT-03","location":"Kos Island, Greece"},"container-title":["9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8615\/27297\/01214364.pdf?arnumber=1214364","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T14:21:51Z","timestamp":1489414911000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1214364\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/olt.2003.1214364","relation":{},"subject":[]}}