{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,24]],"date-time":"2024-10-24T04:23:46Z","timestamp":1729743826772,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/olt.2003.1214374","type":"proceedings-article","created":{"date-parts":[[2004,3,2]],"date-time":"2004-03-02T02:26:50Z","timestamp":1078194410000},"page":"101-105","source":"Crossref","is-referenced-by-count":19,"title":["Accurate and efficient analysis of single event transients in VLSI circuits"],"prefix":"10.1109","author":[{"given":"M.","family":"Sonza Reorda","sequence":"first","affiliation":[{"name":"Dipt. di Automatica e Informatica, Politecnico di Torino, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Violante","sequence":"additional","affiliation":[{"name":"Dipt. di Automatica e Informatica, Politecnico di Torino, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1994.315656"},{"key":"ref3","first-page":"207","article-title":"A switch-level algorithm for simulation of transients in combination logic","author":"dahlgren","year":"1995","journal-title":"IEEE Fault Tolerant Computing Symposium"},{"key":"ref10","first-page":"263","article-title":"Fault list compaction through static timing analysis for efficient fault injection experiments","author":"sonza reorda","year":"2002","journal-title":"Proc IEEE Int Symp Defect and Fault Tolerance in VLSI Systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/23.983197"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582422"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1998.689467"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/23.903816"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2000.887181"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.585157"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998398"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"591","DOI":"10.1145\/343647.343863","article-title":"Cost Reduction of a Temporary Faults Detecting Technique","author":"anghel","year":"2000","journal-title":"IEEE Int Conf Design Automation and Test Europe"}],"event":{"name":"9th International IEEE On-Line Testing Symposium","start":{"date-parts":[[2003,7,7]]},"location":"Kos, Greece","end":{"date-parts":[[2003,7,9]]}},"container-title":["9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8615\/27297\/01214374.pdf?arnumber=1214374","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T17:46:20Z","timestamp":1729705580000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1214374\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/olt.2003.1214374","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}