{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T05:33:22Z","timestamp":1725514402764},"reference-count":18,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/olt.2003.1214375","type":"proceedings-article","created":{"date-parts":[[2004,3,2]],"date-time":"2004-03-02T02:26:50Z","timestamp":1078194410000},"page":"106-110","source":"Crossref","is-referenced-by-count":0,"title":["An improved source design for scan BIST"],"prefix":"10.1109","author":[{"family":"Chaowen Yu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Wei LI","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.M.","family":"Reddy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.","family":"Pomeranz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/12.364534"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.918212"},{"key":"ref12","first-page":"868","article-title":"Low Hardware Overhead Scan Based 3-Weighted Random BIST","author":"wang","year":"2001","journal-title":"Proc ITC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114081"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207808"},{"key":"ref15","first-page":"878","article-title":"A new Multiple Weight Set Calculation Algorithm","author":"kim","year":"2001","journal-title":"Proc Int Test Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041857"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843866"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775974"},{"key":"ref4","first-page":"200","article-title":"Self-Testing of Multichip Logic Modules","author":"bardell","year":"1982","journal-title":"Digest of Papers 1982 Int Test Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.21818"},{"key":"ref6","first-page":"125","article-title":"Random Pattern Testable Logic Synthesis","author":"chiang","year":"1994","journal-title":"Proc ICCAD"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557122"},{"key":"ref8","first-page":"237","article-title":"LFSR-Coded Test Patterns for Scan Designs","author":"koenemann","year":"1991","journal-title":"European Design & Test Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480135"},{"key":"ref2","first-page":"37","article-title":"Built-In Logic Block Observation Technique","author":"konemann","year":"1979","journal-title":"Digest of Papers 1979 Test Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/54.211530"},{"key":"ref9","first-page":"120","article-title":"Generation of Vector Patterns Through Reseeding of Multiple-Polynomial Linear Feedback Shift Registers","author":"hellebrand","year":"1992","journal-title":"Proc Int Test Conf"}],"event":{"name":"9th International IEEE On-Line Testing Symposium","acronym":"OLT-03","location":"Kos Island, Greece"},"container-title":["9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8615\/27297\/01214375.pdf?arnumber=1214375","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T18:27:36Z","timestamp":1489429656000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1214375\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/olt.2003.1214375","relation":{},"subject":[]}}