{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T21:29:18Z","timestamp":1725398958746},"reference-count":15,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/olt.2003.1214378","type":"proceedings-article","created":{"date-parts":[[2004,3,2]],"date-time":"2004-03-02T02:26:50Z","timestamp":1078194410000},"page":"124-128","source":"Crossref","is-referenced-by-count":13,"title":["Defect analysis for delay-fault BIST in FPGAs"],"prefix":"10.1109","author":[{"given":"P.","family":"Girard","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O.","family":"Heron","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Pravossoudovitch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Renovell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.600278"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008326111919"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893644"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966716"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639662"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743180"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855275"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5145-4","article-title":"Architecture Deep-Submicron FPGAs","author":"betz","year":"1999"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/92.678888"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966717"},{"key":"ref8","first-page":"675","article-title":"Exploiting Reconfigurability for Effective Detection of Delay Faults in LUT-Based FPGAs","author":"krasniewski","year":"2000","journal-title":"Proc Int Conf Field Programmable Logic and Applications"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/EURMIC.1999.794478"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2002.1030195"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805830"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2001.937815"}],"event":{"name":"9th International IEEE On-Line Testing Symposium","acronym":"OLT-03","location":"Kos Island, Greece"},"container-title":["9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8615\/27297\/01214378.pdf?arnumber=1214378","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T04:04:52Z","timestamp":1497585892000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1214378\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/olt.2003.1214378","relation":{},"subject":[]}}