{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T17:04:57Z","timestamp":1725555897583},"reference-count":15,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/olt.2003.1214396","type":"proceedings-article","created":{"date-parts":[[2004,3,2]],"date-time":"2004-03-02T02:26:50Z","timestamp":1078194410000},"page":"183-187","source":"Crossref","is-referenced-by-count":5,"title":["Perspectives of combining online and offline test technology for dependable systems on a chip"],"prefix":"10.1109","author":[{"given":"C.","family":"Galke","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Grabow","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.T.","family":"Vierhaus","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"894","article-title":"Two-Dimensional Test Data Compression for Scan-based Deterministic BIST","author":"liang","year":"2001","journal-title":"IEEE Computer Society Press 2001"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TEST.2002.1041773"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TEST.2001.966689"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/ICCD.2002.1106772"},{"key":"ref14","article-title":"Test Pattern De\/Compaction for SoC Test in a Test Processor Environment","author":"galke","year":"2003","journal-title":"Proc European Test Workshop"},{"key":"ref15","article-title":"Kompaktierung von Testmustern für den Test von SoCs mittels einer Testprozessor-Architektur","author":"galke","year":"2003","journal-title":"Proc 20 ITG-GI-Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen"},{"key":"ref4","first-page":"964","article-title":"An Efficient On-line-Test and Backup Scheme for Embedded Processors","author":"pflanz","year":"1999","journal-title":"Proc IEEE Int Test Conf"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/MDT.2002.1003798"},{"key":"ref6","first-page":"462","article-title":"A Logic Design Structure for LSI Testing","author":"eichelberger","year":"1977","journal-title":"Proc 14th Design Automation Conference"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/OLT.2002.1030186"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/12.364534"},{"key":"ref7","first-page":"37","article-title":"Built-in Logic Block Observation Technique","author":"koenemann","year":"1979","journal-title":"Proc IEEE Int Test Conf"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/2.976918"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/TEST.1998.743146"},{"key":"ref9","first-page":"237","article-title":"LFSR-Coded Test patterns for Scan Design","author":"koenemann","year":"0","journal-title":"Proc European Test Conference 91"}],"event":{"acronym":"OLT-03","name":"9th International IEEE On-Line Testing Symposium","location":"Kos Island, Greece"},"container-title":["9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8615\/27297\/01214396.pdf?arnumber=1214396","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T18:48:19Z","timestamp":1489430899000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1214396\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/olt.2003.1214396","relation":{},"subject":[]}}