{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:11:13Z","timestamp":1742379073036},"reference-count":15,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/olt.2003.1214401","type":"proceedings-article","created":{"date-parts":[[2004,3,1]],"date-time":"2004-03-01T21:26:50Z","timestamp":1078176410000},"page":"214-218","source":"Crossref","is-referenced-by-count":9,"title":["Crosstalk effect minimization for encoded busses"],"prefix":"10.1109","author":[{"given":"L.","family":"Di Silvio","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Ross","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Metra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/12.862216"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.1998.715447"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2001.902709"},{"journal-title":"Fault Tolerant Computing Theory and Techniques","year":"1986","author":"pradhan","key":"ref13"},{"journal-title":"Error Control Coding for Computer Systems","year":"1989","author":"rao","key":"ref14"},{"key":"ref15","first-page":"8","article-title":"Coding Scheme for Low Consumption Fault-Tolerant Bus","author":"rossi","year":"2002","journal-title":"Proceedings of the Eighth IEEE International"},{"key":"ref4","first-page":"316","article-title":"Reduction of Interconnect Delay by Exploiting Cross-talk","author":"van dijk","year":"2001","journal-title":"Proc ESS-CIRC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.802276"},{"key":"ref6","first-page":"265","article-title":"Accurate and Efficient Static Timing Analysis with Crosstalk","author":"huang","year":"2002","journal-title":"Proc of IEEE International Conference on Computer Design"},{"key":"ref5","first-page":"441","article-title":"A Bus Delay Reducton Technique Considering Crosstalk","author":"hirose","year":"2000","journal-title":"IEEE Design Automation and Test in Europe"},{"journal-title":"Self-Checking and Fault-Tolerant Digital Design","year":"2001","author":"lala","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.664231"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.920583"},{"key":"ref1","first-page":"169","article-title":"High-level Crosstalk Defect Simulation for System-on-Chip Interconnects","author":"bai","year":"2001","journal-title":"Proceedings of VLSI Test Symposium"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743195"}],"event":{"name":"9th International IEEE On-Line Testing Symposium","acronym":"OLT-03","location":"Kos Island, Greece"},"container-title":["9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8615\/27297\/01214401.pdf?arnumber=1214401","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T19:34:06Z","timestamp":1489433646000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1214401\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/olt.2003.1214401","relation":{},"subject":[]}}