{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T11:23:04Z","timestamp":1730287384106,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,12,10]],"date-time":"2021-12-10T00:00:00Z","timestamp":1639094400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,12,10]],"date-time":"2021-12-10T00:00:00Z","timestamp":1639094400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,12,10]]},"DOI":"10.1109\/paap54281.2021.9720305","type":"proceedings-article","created":{"date-parts":[[2022,3,4]],"date-time":"2022-03-04T15:26:05Z","timestamp":1646407565000},"page":"76-81","source":"Crossref","is-referenced-by-count":1,"title":["Accelerating a Lossy Compression Method with Fine-Grained Parallelism on a GPU"],"prefix":"10.1109","author":[{"given":"Yifan","family":"Wu","sequence":"first","affiliation":[{"name":"Graduate School of Information Science and Technology, Osaka University,Osaka,Japan"}]},{"given":"Jingcheng","family":"Shen","sequence":"additional","affiliation":[{"name":"Graduate School of Information Science and Technology, Osaka University,Osaka,Japan"}]},{"given":"Masao","family":"Okita","sequence":"additional","affiliation":[{"name":"Graduate School of Information Science and Technology, Osaka University,Osaka,Japan"}]},{"given":"Fumihiko","family":"Ino","sequence":"additional","affiliation":[{"name":"Graduate School of Information Science and Technology, Osaka University,Osaka,Japan"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3295500.3356155"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-38750-0_26"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3307681.3326608"},{"journal-title":"FUJITSU supercomputer PRIMEHPC FX1000 An HPC system opening up an AI and exascale era","year":"2019","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.cag.2008.04.007"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3410463.3414624"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1111\/1467-8659.00681"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/Cluster48925.2021.00047"},{"journal-title":"cuZFP","year":"2019","author":"larsen","key":"ref18"},{"key":"ref19","volume":"1","author":"gropp","year":"2014","journal-title":"Using MPI Portable parallel programming with the message-passing interface"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/214762.214771"},{"journal-title":"Zstandard-real-time data compression algorithm","year":"2015","author":"collet","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1977.1055714"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1098","DOI":"10.1109\/JRPROC.1952.273898","article-title":"A method for the construction of minimum-redundancy codes","volume":"40","author":"huffman","year":"0","journal-title":"Proc I R E"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVCG.2014.2346458"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2017.115"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2018.00044"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s00450-012-0222-4"},{"journal-title":"Nvcomp a library for fast lossless compression\/decompression on the GPU","year":"0","key":"ref9"},{"journal-title":"Using OpenMP - The Next Step Affinity Accelerators Tasking and SIMD","year":"2017","author":"van der pas","key":"ref20"},{"journal-title":"CUB","year":"0","key":"ref22"},{"journal-title":"CUDA C++ Programming Guide v11 4","year":"0","key":"ref21"},{"journal-title":"Qiskit 0 31 0","year":"0","key":"ref23"}],"event":{"name":"2021 12th International Symposium on Parallel Architectures, Algorithms and Programming (PAAP)","start":{"date-parts":[[2021,12,10]]},"location":"Xi'an, China","end":{"date-parts":[[2021,12,12]]}},"container-title":["2021 12th International Symposium on Parallel Architectures, Algorithms and Programming (PAAP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9720298\/9720304\/09720305.pdf?arnumber=9720305","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T17:01:43Z","timestamp":1656349303000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9720305\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12,10]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/paap54281.2021.9720305","relation":{},"subject":[],"published":{"date-parts":[[2021,12,10]]}}}