{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,13]],"date-time":"2026-04-13T23:16:01Z","timestamp":1776122161560,"version":"3.50.1"},"reference-count":38,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,12,10]],"date-time":"2021-12-10T00:00:00Z","timestamp":1639094400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,12,10]],"date-time":"2021-12-10T00:00:00Z","timestamp":1639094400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,12,10]]},"DOI":"10.1109\/paap54281.2021.9720307","type":"proceedings-article","created":{"date-parts":[[2022,3,4]],"date-time":"2022-03-04T20:26:05Z","timestamp":1646425565000},"page":"19-23","source":"Crossref","is-referenced-by-count":3,"title":["Comparative Analysis of Simulators for Optical Network-on-Chip (ONoC)"],"prefix":"10.1109","author":[{"given":"Hao","family":"Zhang","sequence":"first","affiliation":[{"name":"University of Otago,Department of Computer Science,Dunedin,New Zealand,9016"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yawen","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Otago,Department of Computer Science,Dunedin,New Zealand,9016"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiyi","family":"Huang","sequence":"additional","affiliation":[{"name":"University of Otago,Department of Computer Science,Dunedin,New Zealand,9016"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chengpeng","family":"Xia","sequence":"additional","affiliation":[{"name":"University of Otago,Department of Computer Science,Dunedin,New Zealand,9016"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianguo","family":"Liang","sequence":"additional","affiliation":[{"name":"College of Computer Science and Engineering, Shandong University of Science and Technology,Qingdao,China,266590"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huaxi","family":"Gu","sequence":"additional","affiliation":[{"name":"Xidian University,State Key Laboratory of ISN,Xi'an,China,710071"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref38","author":"van laer","year":"2018","journal-title":"The effect of an optical network on-chip on the performance of chip multiprocessors"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00077"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"477","DOI":"10.1145\/1854273.1854332","article-title":"ATAC: A 1000-core cache-coherent processor with on-chip optical network","author":"kurian","year":"2010","journal-title":"Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref30","author":"miller","year":"2009","journal-title":"ATAC A Manycore Processor with On-Chip Optical Network"},{"key":"ref37","article-title":"Accelerating fully connected neural network on optical network-on-chip (onoc)","author":"dai","year":"2021","journal-title":"ArXiv Preprint"},{"key":"ref36","article-title":"Designing predictable cache coherence protocols for multi-core real-time systems","author":"kaushik","year":"2020","journal-title":"IEEE Transactions on Computers"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.5120\/15250-3757"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059093"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555808"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.7873\/DATE2014.317"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763134"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2600072"},{"key":"ref14","first-page":"777","article-title":"All-optical wavelength-routed architecture for a power-efficient network on chip","volume":"63","author":"koohi","year":"2012","journal-title":"IEEE Transactions on Computers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1587\/elex.17.20200045"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.23"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1364\/JOCN.9.000364"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/s11107-016-0627-2"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JPHOT.2018.2796094"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2018.8357275"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.4108\/ICST.SIMUTOOLS2008.3027"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457114"},{"key":"ref6","article-title":"The gem5 simulator: Version 20.0+","author":"lowe-power","year":"2020","journal-title":"ArXiv Preprint"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref5","article-title":"Graphite: A distributed parallel simulator for multicores","author":"miller","year":"0","journal-title":"IEEE International Symposium on High-Performance Comp Architecture"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942092"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.osn.2019.03.004"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2885141"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382135"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966750"},{"key":"ref20","first-page":"58","article-title":"A survey of multicast communication in optical network-on-chip (onoc)","author":"yang","year":"2019","journal-title":"International Symposium on Parallel Architectures Algorithms and Programming"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1117\/1.3487749"},{"key":"ref21","first-page":"3","article-title":"A low-power fat tree-based optical network-on-chip for multiprocessor system-on-chip","author":"gu","year":"0","journal-title":"2009 Design, Automation & Test in Europe Conference & Exhibition"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.nancom.2020.100323"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2013.2296145"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICFCC.2010.5497287"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2971529"}],"event":{"name":"2021 12th International Symposium on Parallel Architectures, Algorithms and Programming (PAAP)","location":"Xi'an, China","start":{"date-parts":[[2021,12,10]]},"end":{"date-parts":[[2021,12,12]]}},"container-title":["2021 12th International Symposium on Parallel Architectures, Algorithms and Programming (PAAP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9720298\/9720304\/09720307.pdf?arnumber=9720307","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,20]],"date-time":"2022-06-20T21:14:00Z","timestamp":1655759640000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9720307\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12,10]]},"references-count":38,"URL":"https:\/\/doi.org\/10.1109\/paap54281.2021.9720307","relation":{},"subject":[],"published":{"date-parts":[[2021,12,10]]}}}