{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T11:23:11Z","timestamp":1730287391032,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1109\/pacrim.2017.8121882","type":"proceedings-article","created":{"date-parts":[[2017,11,30]],"date-time":"2017-11-30T21:59:14Z","timestamp":1512079154000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["A reversible majority voter circuit and applications"],"prefix":"10.1109","author":[{"given":"Md. Asif","family":"Nashiry","sequence":"first","affiliation":[]},{"given":"Jacqueline E.","family":"Rice","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1103\/PhysRevA.53.2855"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ACSSC.2006.355056"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/1837274.1837439"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/ISMVL.2010.48"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/ETS.2011.19"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/DSN.2005.83"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/ISMVL.2015.36"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/TIM.2006.870319"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/CAS-ICTD.2009.4960883"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/ACTEA.2009.5227871"},{"key":"ref4","first-page":"353","article-title":"Reversible logic circuit synthesis","author":"shende","year":"2002","journal-title":"Proceedings of the 2002 IEEE\/ACM international conference on Computer-aided design"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1049\/cce:19990303"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1017\/CBO9780511976667"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1088\/0957-4484\/4\/1\/002"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.21236\/ADA082021"},{"year":"1988","author":"johnson","journal-title":"Design & Analysis of Fault Tolerant Digital Systems","key":"ref7"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/6.591665"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1147\/rd.53.0183"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1103\/PhysRevA.52.3457"},{"key":"ref20","first-page":"114","article-title":"Design of a novel fault tolerant reversible full adder for nanotechnology based systems","volume":"3","author":"haghparast","year":"2008","journal-title":"World Applied Sciences Journal"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/ATS.2005.9"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1145\/2206781.2206834"},{"year":"2011","author":"han","journal-title":"Data Mining Concepts and Techniques","key":"ref24"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/PACRIM.2013.6625461"}],"event":{"name":"2017 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM)","start":{"date-parts":[[2017,8,21]]},"location":"Victoria, BC","end":{"date-parts":[[2017,8,23]]}},"container-title":["2017 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8116603\/8121873\/08121882.pdf?arnumber=8121882","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,15]],"date-time":"2018-01-15T22:49:10Z","timestamp":1516056550000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8121882\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/pacrim.2017.8121882","relation":{},"subject":[],"published":{"date-parts":[[2017,8]]}}}