{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T00:24:59Z","timestamp":1767831899895,"version":"3.49.0"},"reference-count":27,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/pact.2002.1105971","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T00:51:07Z","timestamp":1056588667000},"page":"30-41","source":"Crossref","is-referenced-by-count":29,"title":["Transparent threads: resource sharing in SMT processors for high single-thread performance"],"prefix":"10.1109","author":[{"given":"G.K.","family":"Dorai","sequence":"first","affiliation":[]},{"given":"D.","family":"Yeung","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1991.1021598"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/207110.207163"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379250"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2001.924929"},{"key":"ref14","article-title":"A Study of a Simultaneous Multithreaded Processor Implementation","author":"madon","year":"1999","journal-title":"Euro-Par"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/273011.273021"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645827"},{"key":"ref17","article-title":"Applications of Thread Prioritization in SMT Processors","author":"raasch","year":"1999","journal-title":"Proc Workshop Multithreaded Execution Architecture and Compilation"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903250"},{"key":"ref19","doi-asserted-by":"crossref","DOI":"10.1145\/378993.379244","article-title":"Symbiotic Jobscheduling for a Simultaneous Multithreading Processor","author":"snavely","year":"2000","journal-title":"9th International Conference on Architectural Support for Programming Languages and Operating Systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106979"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809460"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.1996.566449","article-title":"Efficient Path Profiling","author":"ball","year":"1996","journal-title":"29th Annual International Symposium on Microarchitecture"},{"key":"ref6","article-title":"Dynamic Speculative Precomputation","author":"collins","year":"2001","journal-title":"34th International Symposium on Microarchitecture"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765950"},{"key":"ref8","article-title":"Assisted Execution","author":"dubois","year":"1998","journal-title":"Technical Report CENG 98–25 Department of EE-Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937427"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379251"},{"key":"ref9","first-page":"107","article-title":"A fully associative software-managed cache design","author":"hallnor","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1993.282748"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/511334.511343"},{"key":"ref22","article-title":"Architectural Support for Thread-Level Data Speculation","author":"steffan","year":"1997","journal-title":"Technical Report CMU-CS 97–188 CMU-CS 97–188m"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/178243.178260"},{"key":"ref24","article-title":"Handling Long-latency Loads in a Simultaneous Multithreading Processor","author":"tullsen","year":"2001","journal-title":"34th International Symposium on Microarchitecture"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"392","DOI":"10.1109\/ISCA.1995.524578","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937426"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"}],"event":{"name":"2002 International Conference on Parallel Architectures and Compilation Techniques. PACT 2002","location":"Charlottesville, VA, USA","acronym":"PACT-02"},"container-title":["Proceedings.International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8167\/24312\/01105971.pdf?arnumber=1105971","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,10]],"date-time":"2024-01-10T05:00:55Z","timestamp":1704862855000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1105971\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/pact.2002.1105971","relation":{},"subject":[]}}