{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T02:08:25Z","timestamp":1725674905958},"reference-count":21,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/pact.2002.1106005","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:51:07Z","timestamp":1056574267000},"page":"68-79","source":"Crossref","is-referenced-by-count":4,"title":["A framework for parallelizing load\/stores on embedded processors"],"prefix":"10.1109","author":[{"family":"Xiaotong Zhuang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Pande","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.S.","family":"Greenland","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Mach-SUIF Backend Complier The Machine-SUIF 2 1 compiler documentation set","year":"2000","key":"ref10"},{"journal-title":"The SUIF 2 compiler documentation set","year":"2000","key":"ref11"},{"journal-title":"DSP56300 24-Bit Digital Signal Processor Family Manual","year":"1995","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/378795.378854"},{"key":"ref14","article-title":"Iterated Register Coalescing","author":"lal","year":"0","journal-title":"Proc SIGPLAN Conf Programming Language Design and Implementation"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480145"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1992.226560"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2001.941118"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/335043.335047"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/301618.301655"},{"key":"ref4","article-title":"Instruction Scheduling to Hide Load\/Store Latency In Irregular Architecture Embedded Processors","author":"bhalgat","year":"2001","journal-title":"3rd workshop on MP-DSP"},{"journal-title":"Introduction to Algorithms","year":"1989","author":"cormen","key":"ref3"},{"journal-title":"Simulated Annealing and Boltzmann Machines","year":"0","author":"aarts","key":"ref6"},{"journal-title":"Simulated Annealing Parallelization Techniques","year":"0","author":"azencott","key":"ref5"},{"journal-title":"Compilers Principles Techniques and Tools","year":"1986","author":"aho","key":"ref8"},{"journal-title":"Combinatorial Optimization Algorithms and Complexity","year":"1998","author":"papadimitriou","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291010"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/178243.178259"},{"journal-title":"Advanced Compiler Design and Implementation","year":"1997","author":"muchnick","key":"ref9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237193"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/513829.513853"}],"event":{"name":"2002 International Conference on Parallel Architectures and Compilation Techniques. PACT 2002","acronym":"PACT-02","location":"Charlottesville, VA, USA"},"container-title":["Proceedings.International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8167\/24312\/01106005.pdf?arnumber=1106005","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:47:55Z","timestamp":1489427275000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1106005\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/pact.2002.1106005","relation":{},"subject":[]}}