{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T20:53:25Z","timestamp":1775681605722,"version":"3.50.1"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2002,1,1]],"date-time":"2002-01-01T00:00:00Z","timestamp":1009843200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2002,1,1]],"date-time":"2002-01-01T00:00:00Z","timestamp":1009843200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1109\/pact.2002.1106012","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:51:07Z","timestamp":1056574267000},"page":"131-140","source":"Crossref","is-referenced-by-count":48,"title":["Leakage energy management in cache hierarchies"],"prefix":"10.1109","author":[{"given":"L.","family":"Li","sequence":"first","affiliation":[{"name":"Microsyst. Design Lab., Pennsylvania State Univ., USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.","family":"Kadayif","sequence":"additional","affiliation":[{"name":"Microsyst. Design Lab., Pennsylvania State Univ., USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.-F.","family":"Tsai","sequence":"additional","affiliation":[{"name":"Microsyst. Design Lab., Pennsylvania State Univ., USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Vijaykrishnan","sequence":"additional","affiliation":[{"name":"Microsyst. Design Lab., Pennsylvania State Univ., USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Kandemir","sequence":"additional","affiliation":[{"name":"Microsyst. Design Lab., Pennsylvania State Univ., USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.J.","family":"Irwin","sequence":"additional","affiliation":[{"name":"Microsyst. Design Lab., Pennsylvania State Univ., USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Sivasubramaniam","sequence":"additional","affiliation":[{"name":"Microsyst. Design Lab., Pennsylvania State Univ., USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1994.288163"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.871328"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref13","first-page":"330","article-title":"MediaBench: a tool for evaluating and synthesizing multimedia and communications systems","author":"lee","year":"1997","journal-title":"Micro-30"},{"key":"ref14","article-title":"Alpha-particled-induced soft errors in dynamic memories","volume":"ed 26","author":"may","year":"1979","journal-title":"IEEE Trans on Electron Devices"},{"key":"ref15","first-page":"401","article-title":"Standby-current reduction for deep sub-micron VLSI CMOS circuits: smart series switch","author":"meer","year":"2000","journal-title":"the ProRISC\/IEEE Workshop"},{"key":"ref16","article-title":"State-preserving leakage control mechanisms","author":"nikolic","year":"2001","journal-title":"Gigascale Silicon Research Center Annual Report"},{"key":"ref17","author":"rabaey","year":"0","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref18","doi-asserted-by":"crossref","DOI":"10.1145\/360128.360150","article-title":"Dynamic zero compression for cache energy reduction","author":"villa","year":"2000","journal-title":"MICRO-33"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903259"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref3","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995701"},{"key":"ref5","author":"chandrakasan","year":"2001","journal-title":"Design of High-Performance Microprocessor Circuits"},{"key":"ref8","article-title":"Dynamic fine-grain leakage reduction using leakage-biased bitlines","author":"heo","year":"2002","journal-title":"ISCA-29"},{"key":"ref7","article-title":"Simple techniques for reducing leakage power","author":"flautner","year":"2002","journal-title":"ISCA-29"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"ref1","year":"0","journal-title":"Berkeley Predictive Model"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/5.371965"},{"key":"ref20","article-title":"Adaptive mode control: A static-power-efficient cache design","author":"zhou","year":"2001","journal-title":"Proc of the Int Conf on Parallel Architectures and Compilation Techniques (PACT '01)"}],"event":{"name":"Proceedings 2002 International Conference on Parallel Architectures and Compilation Techniques. PACT 2002","location":"Charlottesville, VA, USA","start":{"date-parts":[[2002,9,25]]},"end":{"date-parts":[[2002,9,25]]}},"container-title":["Proceedings.International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8167\/24312\/01106012.pdf?arnumber=1106012","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T20:03:40Z","timestamp":1775678620000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1106012\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/pact.2002.1106012","relation":{},"subject":[],"published":{"date-parts":[[2002]]}}}