{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T08:05:12Z","timestamp":1746000312780,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/pact.2002.1106014","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:51:07Z","timestamp":1056574267000},"page":"155-164","source":"Crossref","is-referenced-by-count":18,"title":["The use of prediction for accelerating upgrade misses in cc-NUMA multiprocessors"],"prefix":"10.1109","author":[{"given":"M.E.","family":"Acacio","sequence":"first","affiliation":[]},{"given":"J.","family":"Gonzalez","sequence":"additional","affiliation":[]},{"given":"J.M.","family":"Garcia","sequence":"additional","affiliation":[]},{"given":"J.","family":"Duato","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"312","article-title":"Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes","author":"gupta","year":"1990","journal-title":"Proceedings of the International Conference on Parallel Processing"},{"key":"ref11","first-page":"12","article-title":"Alpha 21364 to Ease Memory Bottleneck","author":"gwennap","year":"1998","journal-title":"Microprocessor Report"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/2.707614"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/2.982915"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744359"},{"key":"ref15","first-page":"156","article-title":"Coherence Communication Prediction in Shared-Memory Multiprocessors","author":"kaxiras","year":"2000","journal-title":"Proc 6th Int Symp High-Performance Comput Architec"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765949"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339669"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604692"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524548"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/PCCC.2000.830368"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/40.653032"},{"key":"ref27","first-page":"24","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765959"},{"key":"ref6","first-page":"138","article-title":"Reducing Cache Invalidation Overheads in Wormhole Routed DSMs Using Multidestination Message Passing","volume":"1","author":"dai","year":"1996","journal-title":"Proc of International Conference on Parallel Processing"},{"article-title":"Parallel Computer Architecture: A Hardware\/Software Approach","year":"1999","author":"culler","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263599"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/378993.378997"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1109\/IPDPS.2002.1015554","article-title":"A Novel Approach to Reduce L2 Miss Latency in Shared-Memory Multiprocessors","author":"acacio","year":"2002","journal-title":"Proc of the 16th Int'l Parallel and Distributed Processing Symposium"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/12.256449"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903255"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SPDP.1996.570332"},{"key":"ref22","first-page":"145","article-title":"High-Throughput Coherence Controllers","author":"nanda","year":"2000","journal-title":"Proc 6th Int Symp High-Performance Comput Architec"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694773"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134519"},{"key":"ref23","first-page":"684","article-title":"Reducing Ownership Overhead for Load-Store Sequences in Cache-Coherent Multi-processors","author":"nilsson","year":"2000","journal-title":"Proc of the 14th Int'l Parallel and Distributed Processing Symposium"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1145\/130823.130824","article-title":"SPLASH: Stanford Parallel Applications for Shared-Memory","volume":"20","author":"singh","year":"1992","journal-title":"Computer Architecture News"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/12.752663"}],"event":{"name":"2002 International Conference on Parallel Architectures and Compilation Techniques. PACT 2002","acronym":"PACT-02","location":"Charlottesville, VA, USA"},"container-title":["Proceedings.International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8167\/24312\/01106014.pdf?arnumber=1106014","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:45:39Z","timestamp":1497552339000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1106014\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/pact.2002.1106014","relation":{},"subject":[]}}