{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T00:28:36Z","timestamp":1748564916230},"reference-count":12,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/pact.2002.1106017","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T00:51:07Z","timestamp":1056588667000},"page":"189-198","source":"Crossref","is-referenced-by-count":8,"title":["Cost-effective compiler directed memory prefetching and bypassing"],"prefix":"10.1109","author":[{"given":"D.","family":"Ortega","sequence":"first","affiliation":[]},{"given":"E.","family":"Ayguade","sequence":"additional","affiliation":[]},{"given":"J.-L.","family":"Baer","sequence":"additional","affiliation":[]},{"given":"M.","family":"Valero","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1109\/ISCA.1990.134547","article-title":"Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers","author":"jouppi","year":"1990","journal-title":"The 17th Annual International Symposium on Computer Architecture"},{"key":"ref3","article-title":"Computer Architecture","author":"hennessy","year":"1996","journal-title":"A Quantitative Approach"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305218"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143529"},{"key":"ref11","article-title":"A study of value speculative execution and misspeculation recovery in superscalar microprocessors","author":"zhou","year":"2001","journal-title":"Research Report"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237190"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937426"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377907"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143488"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263631"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566463"},{"key":"ref1","article-title":"Effective hardware-based data prefetching for high performance processors","author":"chen","year":"1995","journal-title":"IEEE Transactions on Computers"}],"event":{"name":"2002 International Conference on Parallel Architectures and Compilation Techniques. PACT 2002","acronym":"PACT-02","location":"Charlottesville, VA, USA"},"container-title":["Proceedings.International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8167\/24312\/01106017.pdf?arnumber=1106017","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:45:39Z","timestamp":1497566739000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1106017\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/pact.2002.1106017","relation":{},"subject":[]}}