{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T13:16:35Z","timestamp":1742390195628},"reference-count":18,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/pact.2003.1238015","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T09:34:28Z","timestamp":1079948068000},"page":"194-205","source":"Crossref","is-referenced-by-count":2,"title":["Design trade-offs in high-throughput coherence controllers"],"prefix":"10.1109","author":[{"given":"A.-T.","family":"Nguyen","sequence":"first","affiliation":[]},{"given":"J.","family":"Torrellas","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/2.121510"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1145\/232973.233006"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/HPCA.1999.744354"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/ISCA.1997.604690"},{"key":"ref14","article-title":"High-Throughput Coherence Controllers","author":"nanda","year":"2000","journal-title":"Proc High Performance Computer Architecture (HPCA)"},{"key":"ref15","article-title":"The S3.mp Scalable Shared Memory Multiprocessor","author":"nowatzyk","year":"1995","journal-title":"Proceedings of 1995 International Conference on Parallel Processing"},{"year":"1995","journal-title":"SPEC CPU benchmark suite","article-title":"Standard Performance Council","key":"ref16"},{"year":"0","journal-title":"Sun Microsystem Inc Sun Enterprise 10000 Server Dynamic System Domains","key":"ref17"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/2.546613"},{"key":"ref3","first-page":"312","article-title":"Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes","author":"gupta","year":"1990","journal-title":"International Conference on Parallel Processing"},{"year":"1995","author":"holt","article-title":"The Effects of Latency, Occupancy, and Bandwidth in Distributed Shared Memory Multiprocessors","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/195473.195569"},{"key":"ref8","article-title":"Split Multiported Pending Buffer","author":"joseph","year":"1999","journal-title":"patent pending"},{"year":"0","journal-title":"IBM IBM eServer pSeries and IBM RS\/6000 Facts and Features","key":"ref7"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/HPCA.1999.744362"},{"key":"ref1","article-title":"Address Partitioning in DSM Clusters with Parallel Coherence Controllers","author":"falsafi","year":"2001","journal-title":"International Conference on Parallel Architectures and Compilation Techniques"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ISCA.1994.288140"}],"event":{"acronym":"PACT-03","name":"12th International Conference on Parallel Architectures and Compilation Techniques. PACT 2003","location":"New Orleans, LA, USA"},"container-title":["Oceans 2002 Conference and Exhibition. Conference Proceedings (Cat. No.02CH37362)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8771\/27774\/01238015.pdf?arnumber=1238015","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,12]],"date-time":"2024-01-12T14:17:06Z","timestamp":1705069026000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1238015\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/pact.2003.1238015","relation":{},"subject":[]}}