{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T15:11:32Z","timestamp":1725721892966},"reference-count":18,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/pact.2003.1238022","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T09:34:28Z","timestamp":1079948068000},"page":"269-278","source":"Crossref","is-referenced-by-count":8,"title":["Resolving register bank conflicts for a network processor"],"prefix":"10.1109","author":[{"given":"X.","family":"Zhuang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Santosh Pande","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/800230.806984"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/177492.177575"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/229542.229546"},{"key":"ref13","article-title":"Multi-plebanked register file architectures","author":"cruz","year":"2000","journal-title":"ISCA"},{"key":"ref14","article-title":"A Code Generation Framework for VLIW Architectures with Partitioned Register Files","author":"jang","year":"1998","journal-title":"Proc of the 3rd Int'l Conference on Massively Parallel Computing Systems"},{"key":"ref15","article-title":"Register Allocation for Banked Register File","author":"park","year":"2001","journal-title":"LCTES 2001"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2000.842295"},{"key":"ref17","first-page":"39","article-title":"NetBench: A Benchmarking Suite for Network Processors","author":"memik","year":"2001","journal-title":"ICCAD"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36265-7_24"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781135"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2002.1106004"},{"journal-title":"Introduction to Algorithms","year":"1989","author":"cormen","key":"ref6"},{"journal-title":"Part No 278304-010","article-title":"IXP 1200 Network Processor: Programmer's Reference Manual","year":"2001","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1137\/S0895480191196824"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/0022-0000(91)90023-X"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/581630.581658"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1145\/384197.384218","article-title":"C Compiler Design for an Industrial Network Processor","author":"wagner","year":"2001","journal-title":"LCTES"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1002\/jgt.3190100407"}],"event":{"name":"12th International Conference on Parallel Architectures and Compilation Techniques. PACT 2003","acronym":"PACT-03","location":"New Orleans, LA, USA"},"container-title":["Oceans 2002 Conference and Exhibition. Conference Proceedings (Cat. No.02CH37362)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8771\/27774\/01238022.pdf?arnumber=1238022","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,31]],"date-time":"2020-03-31T15:05:44Z","timestamp":1585667144000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1238022\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/pact.2003.1238022","relation":{},"subject":[]}}