{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T04:17:00Z","timestamp":1748751420831,"version":"3.28.0"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/pact.2013.6618804","type":"proceedings-article","created":{"date-parts":[[2013,10,10]],"date-time":"2013-10-10T23:35:09Z","timestamp":1381448109000},"page":"133-144","source":"Crossref","is-referenced-by-count":4,"title":["A unified view of non-monotonic core selection and application steering in heterogeneous chip multiprocessors"],"prefix":"10.1109","author":[{"given":"Arunachalam","family":"Annamalai","sequence":"first","affiliation":[]},{"given":"Rance","family":"Rodrigues","sequence":"additional","affiliation":[]},{"given":"Israel","family":"Koren","sequence":"additional","affiliation":[]},{"given":"Sandip","family":"Kundu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"The Microarchitecture of Intel AMD and VIA CPU","year":"0","author":"fog","key":"19"},{"key":"17","article-title":"Scheduling heterogeneous multi-cores through performance impact estimation (pie)","author":"craeynest","year":"0","journal-title":"SIGARCH Comput Archit News"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2012.40"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840938"},{"key":"15","doi-asserted-by":"crossref","first-page":"927","DOI":"10.1145\/1629911.1630149","article-title":"efficient program scheduling for heterogeneous multi-core processors","author":"jian chen","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"16","article-title":"Efficient interaction between OS and architecture in heterogeneous platforms","author":"srinivasan","year":"0","journal-title":"SIGOPS Oper Syst Rev"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785573"},{"key":"14","article-title":"Hass: A scheduler for heterogeneous multicore systems","volume":"43","author":"shelepov","year":"0","journal-title":"SIGOPS Oper Syst Rev"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755928"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755929"},{"key":"21","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"journal-title":"SESC SuperESCalar Simulator","year":"2005","author":"renau","key":"20"},{"journal-title":"CACTI 3 0 An integrated cache timing power and area model","year":"2001","author":"shivakumar","key":"22"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"journal-title":"The Standard Performance Evaluation Corporation (Spec CPI2000 Suite)","year":"0","key":"24"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253197"},{"key":"27","article-title":"Microvisor: A runtime architecture for thermal management in chip multiprocessors","volume":"4","author":"khan","year":"2011","journal-title":"T HiPEAC"},{"key":"28","article-title":"Improving performance per watt of asymmetric multi-core processors via online program phase classification and adaptive core morphing","author":"rodrigues","year":"0","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077657"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253185"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336196"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1128022.1128029"},{"journal-title":"White Paper from A Few Cores to Many A Tera-scale Computing Research Review","year":"2006","author":"held","key":"1"},{"key":"30","article-title":"Real time power estimation and thread scheduling via performance counters","author":"singh","year":"0","journal-title":"SIGARCH Comput Archit News"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1787275.1787338"},{"journal-title":"Big little Processing with Arm cortex-a15 & cortex-a7","year":"2011","author":"greenhalgh","key":"6"},{"journal-title":"The Nehalem Preview Intel Does It Again","year":"0","key":"32"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2012.118"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1147\/rd.483.0425"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.18"},{"journal-title":"AMD's\" LLANO\" FUSION APU Hot Chips","year":"2011","author":"foley","key":"9"},{"journal-title":"White Paper","article-title":"Intel turbo boost technology in intel core microarchitecture (Nehalem) based processors","year":"2008","key":"8"}],"event":{"name":"22nd International Conference on Parallel Architectures and Compilation Techniques (PACT)","start":{"date-parts":[[2013,9,7]]},"location":"Edinburgh","end":{"date-parts":[[2013,9,11]]}},"container-title":["Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6603429\/6618788\/06618804.pdf?arnumber=6618804","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T23:30:15Z","timestamp":1498087815000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6618804\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/pact.2013.6618804","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}