{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T06:13:55Z","timestamp":1761977635601,"version":"build-2065373602"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/pact.2013.6618805","type":"proceedings-article","created":{"date-parts":[[2013,10,10]],"date-time":"2013-10-10T19:35:09Z","timestamp":1381433709000},"page":"145-156","source":"Crossref","is-referenced-by-count":8,"title":["Memory-centric system interconnect design with hybrid memory cubes"],"prefix":"10.1109","author":[{"given":"Ankit","family":"Sethia","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ganesh","family":"Dasika","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mehrzad","family":"Samadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Scott","family":"Mahlke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2009","journal-title":"Fermi Nvidias Next Generation Cuda Compute Architecture","key":"19"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1109\/MM.2008.31"},{"year":"2010","author":"meng","journal-title":"The MV5 Simulator An Event-driven Cycle-accurate Simulator for Heterogeneous Manycore Architectures","key":"18"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/MICRO.2010.44"},{"key":"16","first-page":"1339","article-title":"Power optimization for GPU programs based on software prefetchmg","author":"lin","year":"2011","journal-title":"Trust Security and Privacy in Computing and Communications"},{"key":"13","first-page":"247","article-title":"Sram-dram hybrid memory with applications to efficient register files in fine-grained multi-threading","author":"kei s yu","year":"2011","journal-title":"Proc of the 38th Annual International Symposium on Computer Architecture"},{"year":"2008","author":"kogge","journal-title":"ExaScale Computing Study Technology Challenges in Achieving Exascale Systems","key":"14"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1145\/285305.285321"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/MM.2011.89"},{"doi-asserted-by":"publisher","key":"21","DOI":"10.1145\/513918.513941"},{"year":"2000","author":"reinman","journal-title":"CACTI 2 0 An Integrated Cache Timing and Power Model","key":"20"},{"key":"22","first-page":"63","article-title":"Feedback directed prefetching: Improvinll the performance and bandwidth-efficiency of hardware pre fetchers","author":"srinath","year":"2007","journal-title":"Proc of the 13th International Symposium on High-Performance Computer Architecture"},{"doi-asserted-by":"publisher","key":"23","DOI":"10.1145\/1654059.1654082"},{"key":"24","first-page":"235","article-title":"Demystifying GPU microarchitecture through microbenchmarking","author":"wong","year":"2010","journal-title":"Proc of the 201 0 IEEE Symposium on Petformance Analysis of Systems and Software"},{"doi-asserted-by":"publisher","key":"25","DOI":"10.1145\/2333660.2333752"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/12.381947"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/ISPASS.2009.4919648"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1145\/1815961.1815998"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/ISCA.2012.6237008"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/MICRO.1992.697004"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1145\/1669112.1669154"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1145\/1555754.1555767"},{"key":"4","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1109\/PACT.2011.16","article-title":"PEPSC: A powerefficient processor for scientific computing","author":"dasika","year":"2011","journal-title":"Proceedings of the International Conference on Parallel Architectures and Compilation Techniques"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1145\/2000064.2000093"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/TC.2010.121"}],"event":{"name":"22nd International Conference on Parallel Architectures and Compilation Techniques (PACT)","start":{"date-parts":[[2013,9,7]]},"location":"Edinburgh","end":{"date-parts":[[2013,9,11]]}},"container-title":["Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6603429\/6618788\/06618805.pdf?arnumber=6618805","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,30]],"date-time":"2019-07-30T12:14:31Z","timestamp":1564488871000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6618805\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/pact.2013.6618805","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}