{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T08:39:48Z","timestamp":1765960788278,"version":"3.28.0"},"reference-count":41,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/pact.2013.6618811","type":"proceedings-article","created":{"date-parts":[[2013,10,10]],"date-time":"2013-10-10T23:35:09Z","timestamp":1381448109000},"page":"213-224","source":"Crossref","is-referenced-by-count":6,"title":["Jigsaw: scalable software-defined caches"],"prefix":"10.1109","author":[{"given":"Sandeep","family":"Navada","sequence":"first","affiliation":[]},{"given":"Niket K.","family":"Choudhary","sequence":"additional","affiliation":[]},{"given":"Salil V.","family":"Wadhavkar","sequence":"additional","affiliation":[]},{"given":"Eric","family":"Rotenberg","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.1109\/ISCA.2004.1310764"},{"key":"35","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1145\/1531793.1531804","article-title":"HASS: A scheduler for heterogeneous multicore systems","volume":"43","author":"shelepov","year":"2009","journal-title":"ACM Operating System Review"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1145\/1755913.1755928"},{"doi-asserted-by":"publisher","key":"36","DOI":"10.1145\/605397.605403"},{"key":"18","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2003.1253185","article-title":"Single-ISA heterogeneous multi-core architectures: The potential for processor power reduction","author":"kumar","year":"2003","journal-title":"Int'l Symposium on Microarchitecture"},{"doi-asserted-by":"publisher","key":"33","DOI":"10.1109\/DSD.2011.98"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/MC.2008.209"},{"key":"34","article-title":"Dynamic voltage and frequency scaling: The laws of diminishing returns","author":"le sueur","year":"2010","journal-title":"Workshop on Power Aware Computing and Systems"},{"key":"16","doi-asserted-by":"crossref","DOI":"10.1201\/9781420035155","author":"kaeli","year":"2005","journal-title":"Speculative Execution in High Performance Computer Architectures"},{"doi-asserted-by":"publisher","key":"39","DOI":"10.1145\/1508244.1508274"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/ICCD.2004.1347928"},{"key":"14","article-title":"Big little processing","author":"greenhalgh","year":"2011","journal-title":"ARM White paper"},{"doi-asserted-by":"publisher","key":"37","DOI":"10.1109\/CGO.2011.5764670"},{"year":"0","author":"goldberg","journal-title":"Genetic Algorithms in Search Optimization and Machine Learning Reading Mass [U A ] Addison-Wesley","key":"11"},{"doi-asserted-by":"publisher","key":"38","DOI":"10.1145\/1024393.1024407"},{"year":"2010","author":"goulding","journal-title":"GreenDroid A Mobile Application Processor for A Future of Dark Silicon HotChips","key":"12"},{"doi-asserted-by":"publisher","key":"21","DOI":"10.1109\/HPCA.2007.346211"},{"doi-asserted-by":"publisher","key":"20","DOI":"10.1145\/1152154.1152162"},{"doi-asserted-by":"publisher","key":"41","DOI":"10.1145\/1854273.1854283"},{"doi-asserted-by":"publisher","key":"40","DOI":"10.1109\/4.509850"},{"doi-asserted-by":"publisher","key":"22","DOI":"10.1109\/MICRO.2012.37"},{"key":"23","article-title":"ET2: A metric for time and energy efficiency of computation","author":"martin","year":"2001","journal-title":"Power-Aware Computing"},{"doi-asserted-by":"publisher","key":"24","DOI":"10.1109\/HPCA.2003.1183532"},{"doi-asserted-by":"publisher","key":"25","DOI":"10.1145\/1854273.1854308"},{"doi-asserted-by":"publisher","key":"26","DOI":"10.1109\/PACT.2009.44"},{"doi-asserted-by":"publisher","key":"27","DOI":"10.1109\/HPCA.2009.4798254"},{"doi-asserted-by":"publisher","key":"28","DOI":"10.1109\/ISPASS.2008.4510747"},{"key":"29","doi-asserted-by":"crossref","DOI":"10.1145\/2086696.2086707","article-title":"Efficiently exploiting memory level parallelism on asymmetric multicore processors in the dark silicon era","author":"patsilaras","year":"2012","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1145\/1128022.1128029"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1145\/1815961.1815967"},{"key":"10","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/2.982917"},{"doi-asserted-by":"publisher","key":"30","DOI":"10.1109\/ISPASS.2005.1430555"},{"year":"2012","author":"choudhary","journal-title":"Fabscalar Automating the Design of Superscalar Processors","key":"7"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1145\/2000064.2000067"},{"doi-asserted-by":"publisher","key":"32","DOI":"10.1145\/1755913.1755929"},{"key":"5","doi-asserted-by":"crossref","first-page":"927","DOI":"10.1145\/1629911.1630149","article-title":"efficient program scheduling for heterogeneous multi-core processors","author":"jian chen","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"doi-asserted-by":"publisher","key":"31","DOI":"10.1109\/PACT.2011.18"},{"key":"4","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/MICRO.2010.14"},{"key":"8","article-title":"Scheduling heterogeneous multi-cores through performance impact estimation (PIE)","author":"craeynest","year":"2012","journal-title":"Int'l Symposium on Computer Architecture"}],"event":{"name":"22nd International Conference on Parallel Architectures and Compilation Techniques (PACT)","start":{"date-parts":[[2013,9,7]]},"location":"Edinburgh","end":{"date-parts":[[2013,9,11]]}},"container-title":["Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6603429\/6618788\/06618811.pdf?arnumber=6618811","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,30]],"date-time":"2019-07-30T16:14:29Z","timestamp":1564503269000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6618811\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":41,"URL":"https:\/\/doi.org\/10.1109\/pact.2013.6618811","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}