{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,13]],"date-time":"2025-09-13T16:42:33Z","timestamp":1757781753854,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/pact.2013.6618812","type":"proceedings-article","created":{"date-parts":[[2013,10,10]],"date-time":"2013-10-10T19:35:09Z","timestamp":1381433709000},"page":"145-155","source":"Crossref","is-referenced-by-count":16,"title":["Memory-centric system interconnect design with Hybrid Memory Cubes"],"prefix":"10.1109","author":[{"family":"Gwangsun Kim","sequence":"first","affiliation":[]},{"given":"John","family":"Kim","sequence":"additional","affiliation":[]},{"family":"Jung Ho Ahn","sequence":"additional","affiliation":[]},{"family":"Jaeha Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/CMPEUR.1989.93344"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.5"},{"key":"16","article-title":"Cray cascade: A scalable HPC system based on a Dragonfly network","author":"faanes","year":"0","journal-title":"SC'12"},{"key":"13","doi-asserted-by":"crossref","DOI":"10.2200\/S00201ED1V01Y200907CAC007","article-title":"The memory system: You can't avoid it, you can't ignore it, you can't fake it, ser","author":"jacob","year":"2009","journal-title":"Synthesis Lectures on Computer Architecture"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250679"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108121"},{"key":"12","first-page":"24","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557148"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"22","doi-asserted-by":"crossref","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset","volume":"33","author":"martin","year":"2005","journal-title":"SIGARCH Comput Archit News"},{"key":"23","article-title":"Exploring thread and memory placement on NUMA architectures: Solaris and linux, ultrasparc\/ fireplane and opteron\/hypertransport","author":"antony","year":"0","journal-title":"HiPC'06"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/2445572.2445577"},{"key":"25","article-title":"Cacti-3DD: Architecture-level modeling for 3d die-stacked DRAM main memory","author":"chen","year":"0","journal-title":"DATE'12"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433824"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908692"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.49"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346190"},{"key":"3","article-title":"Hybrid memory cube (HMC)","volume":"23","author":"pawlowski","year":"2011","journal-title":"Hot Chips"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2010.23"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555801"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237034"},{"journal-title":"The Hypertransport Consortium","article-title":"HyperTransport I\/O technology overview","year":"2004","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2010.24"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000115"},{"journal-title":"Hybrid Memory Cube Specification 1 0","year":"2013","key":"5"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193843"},{"key":"4","article-title":"DRAM scaling and bandwidth challenges","author":"sandhu","year":"2012","journal-title":"NSF Workshop on Emerging Technolo-Gies for Interconnects (WETI)"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.40"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"8"}],"event":{"name":"22nd International Conference on Parallel Architectures and Compilation Techniques (PACT)","start":{"date-parts":[[2013,9,7]]},"location":"Edinburgh","end":{"date-parts":[[2013,9,11]]}},"container-title":["Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6603429\/6618788\/06618812.pdf?arnumber=6618812","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T19:30:13Z","timestamp":1498073413000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6618812\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/pact.2013.6618812","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}