{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:47:47Z","timestamp":1729673267979,"version":"3.28.0"},"reference-count":37,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/pact.2013.6618824","type":"proceedings-article","created":{"date-parts":[[2013,10,10]],"date-time":"2013-10-10T19:35:09Z","timestamp":1381433709000},"page":"353-362","source":"Crossref","is-referenced-by-count":1,"title":["Vectorization past dependent branches through speculation"],"prefix":"10.1109","author":[{"given":"Lucia G.","family":"Menezo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Valentin","family":"Puente","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose Angel","family":"Gregorio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000076"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"journal-title":"OpenSPARC TM T2 System-on-chip (SoC) Microarchitecture Specification","year":"2008","key":"17"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168950"},{"year":"0","key":"33"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/633625.52409"},{"key":"34","doi-asserted-by":"crossref","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's general execution-driven multiprocessor simulator (GEMS) Toolset","author":"martin","year":"2005","journal-title":"Computer Architecture News"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669166"},{"key":"13","first-page":"167","author":"gupta","year":"1992","journal-title":"Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/859639.859640"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/74925.74939"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.52"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749726"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.20"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.10"},{"key":"23","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1145\/1854273.1854291","article-title":"Waypoint: Scaling coherence to 1000-core architectures","author":"kelm","year":"2010","journal-title":"19th International Conference on Parallel Architectures and Compilation Techniques (PACT'10)"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261394"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/2212908.2212929"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2002.1011412"},{"journal-title":"Mosaic Protocol Specification","year":"0","key":"27"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.1091"},{"key":"29","first-page":"229","article-title":"Virtual circuit tree multicasting: A case for on-chip hardware multicast support","author":"jerger","year":"2008","journal-title":"35th International Symposium on Computer Architecture (ISCA'08)"},{"journal-title":"Tilera TILE-Gx 3000 Series Overview","year":"2011","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.38"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771778"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/2209249.2209269"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1178046"},{"key":"7","doi-asserted-by":"crossref","first-page":"371","DOI":"10.1145\/1555815.1555801","article-title":"Scaling the bandwidth wall: Challenges in and avenues for CMP scaling","volume":"37","author":"rogers","year":"2009","journal-title":"36th International Symposium on Computer Architecture (ISCA'09)"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2223036"},{"journal-title":"SPEC","article-title":"SPEC standard performance evaluation corporation","year":"2006","key":"32"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585952"},{"journal-title":"The OpenMP implementation of NAS parallel benchmarks and its performance","year":"1999","author":"jin","key":"31"},{"key":"4","doi-asserted-by":"crossref","DOI":"10.1109\/HOTCHIPS.2010.7480086","article-title":"AMD'Bulldozer' Core-a new approach to multithreaded compute performance for maximum efficiency and throughput","author":"butler","year":"2010","journal-title":"IEEE HotChips Symposium on High-Performance Chips (HotChips 2010)"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.31"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2173962"}],"event":{"name":"22nd International Conference on Parallel Architectures and Compilation Techniques (PACT)","start":{"date-parts":[[2013,9,7]]},"location":"Edinburgh","end":{"date-parts":[[2013,9,11]]}},"container-title":["Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6603429\/6618788\/06618824.pdf?arnumber=6618824","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,30]],"date-time":"2019-07-30T12:14:23Z","timestamp":1564488863000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6618824\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/pact.2013.6618824","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}