{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:53:23Z","timestamp":1747806803810,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2013,9,1]],"date-time":"2013-09-01T00:00:00Z","timestamp":1377993600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2013,9,1]],"date-time":"2013-09-01T00:00:00Z","timestamp":1377993600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/pact.2013.6618828","type":"proceedings-article","created":{"date-parts":[[2013,10,10]],"date-time":"2013-10-10T23:35:09Z","timestamp":1381448109000},"page":"319-329","source":"Crossref","is-referenced-by-count":2,"title":["McRouter: Multicast within a router for high performance network-on-chips"],"prefix":"10.1109","author":[{"given":"Yuan","family":"He","sequence":"first","affiliation":[{"name":"The University of Tokyo, Japan"}]},{"given":"Hiroshi","family":"Sasaki","sequence":"additional","affiliation":[{"name":"Kyushu University, Fukuoka, Japan"}]},{"given":"Shinobu","family":"Miwa","sequence":"additional","affiliation":[{"name":"The University of Tokyo, Japan"}]},{"given":"Hiroshi","family":"Nakamura","sequence":"additional","affiliation":[{"name":"The University of Tokyo, Japan"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"14","doi-asserted-by":"crossref","DOI":"10.1145\/1105734.1105747","article-title":"Multi facet's general execution-driven mUltiprocessor simulator (GEMS) toolset","volume":"33","author":"martin","year":"2005","journal-title":"SIGArch Computer Architecture News"},{"key":"11","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1736065.1736069"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2003","author":"dally","key":"3"},{"key":"2","first-page":"248","article-title":"Clock rate versus IPC: the end of the road for conventional microarchitectures","author":"agarwal","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"journal-title":"International Technology Road Map for Semiconductors","year":"0","key":"1"},{"journal-title":"NAS Parallel Benchmarks 2 3","year":"0","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.17"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"key":"5","doi-asserted-by":"crossref","first-page":"188","DOI":"10.1145\/1028176.1006717","article-title":"Low-latency virtual-channel routers for on-chip networks","author":"mullins","year":"2004","journal-title":"ISCA'04 Proceedings of the 31st Annual International Symposium on Computer Architecture"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601881"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155626"}],"event":{"name":"2013 22nd International Conference on Parallel Architectures and Compilation Techniques (PACT)","start":{"date-parts":[[2013,9,7]]},"location":"Edinburgh, UK","end":{"date-parts":[[2013,9,11]]}},"container-title":["Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6603429\/6618788\/06618828.pdf?arnumber=6618828","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,8]],"date-time":"2024-08-08T17:50:01Z","timestamp":1723139401000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6618828\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/pact.2013.6618828","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}