{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T01:11:23Z","timestamp":1725412283887},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/pact.2013.6618834","type":"proceedings-article","created":{"date-parts":[[2013,10,10]],"date-time":"2013-10-10T23:35:09Z","timestamp":1381448109000},"page":"411-412","source":"Crossref","is-referenced-by-count":1,"title":["Exposing ILP in custom hardware with a dataflow compiler IR"],"prefix":"10.1109","author":[{"family":"Sangmin Seo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jun Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Gangwon Jo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jaejin Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"CUDA Parallel Computing Platform","year":"0","key":"19"},{"journal-title":"Clang A C Language Family Frontend for IIvm","year":"0","key":"17"},{"year":"0","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.12"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854301"},{"journal-title":"OpenCL-The Open Standard for Parallel Programming of Heterogeneous Systems","year":"0","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304623"},{"journal-title":"Cell Broadband Engine Architecture Version 1 02 IB M","year":"2007","author":"sony","key":"11"},{"journal-title":"Intel Xeon Phi Product Family","year":"0","key":"12"},{"key":"21","doi-asserted-by":"crossref","first-page":"168","DOI":"10.1007\/978-3-540-49051-7_12","article-title":"A comparison of compiler tiling algorithms","author":"rivera","year":"1999","journal-title":"Proceedings of the 8th International Conference on Compiler Construction CC' 99"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2008.5213293"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6935-4_13"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2011.6114174"},{"key":"24","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1007\/978-3-642-28652-0_6","article-title":"Analytical bounds for optimal tile size selection","author":"shirako","year":"2012","journal-title":"Proceedings of the 21st International Conference on Compiler Construction CC' 1 2"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/1772954.1772971"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1007\/s00453-006-1231-0"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/113445.113449"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/1941553.1941567"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.66"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1064212.1064232"},{"journal-title":"AMD Accelerated Parallel Processing (APP) SDK","year":"0","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1023\/B:SUPE.0000011388.54204.8e"},{"journal-title":"Optimizing Compilers for Modern Architectures","year":"2001","author":"allen","key":"1"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/1772954.1772982"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854302"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854318"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/207110.207162"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305245"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2011","author":"hennessy","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.62"}],"event":{"name":"22nd International Conference on Parallel Architectures and Compilation Techniques (PACT)","start":{"date-parts":[[2013,9,7]]},"location":"Edinburgh","end":{"date-parts":[[2013,9,11]]}},"container-title":["Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6603429\/6618788\/06618834.pdf?arnumber=6618834","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,30]],"date-time":"2019-07-30T16:14:19Z","timestamp":1564503259000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6618834\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/pact.2013.6618834","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}