{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T04:07:09Z","timestamp":1725768429490},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/padsw.2014.7097795","type":"proceedings-article","created":{"date-parts":[[2015,5,1]],"date-time":"2015-05-01T14:35:19Z","timestamp":1430490919000},"page":"87-94","source":"Crossref","is-referenced-by-count":2,"title":["Traffic-aware frequency scaling for balanced on-chip networks on GPGPUs"],"prefix":"10.1109","author":[{"given":"Chiao-Yun","family":"Tu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan-Ying","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Ta","family":"King","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chien-Ting","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tai-Yuan","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839485(410) 24"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378671"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995696"},{"key":"ref14","first-page":"123","article-title":"System Level Analysis of Fast, Per-core DVFS Using On-chip Switching Regulators","author":"kim","year":"2008","journal-title":"Proceedings of IEEE 14th International Symposium on High Performance Computer Architecture"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669151"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.17"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"416","DOI":"10.1145\/2366231.2337207","article-title":"Staged Memory Scheduling: Achieving High Performance and Scalability in Heterogeneous Systems","author":"ausavarungnirun","year":"2012","journal-title":"Proceedings of the 39th International Symposium on Computer Architecture"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669119"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1692700"},{"year":"0","key":"ref7","article-title":"NVIDIA CUDA SDK Code Samples"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.50"},{"year":"2009","key":"ref1","article-title":"NVIDIA's Next Generation CUDA Compute Architecture: FERMI"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183527"}],"event":{"name":"2014 20th IEEE International Conference on Parallel and Distributed Systems (ICPADS)","start":{"date-parts":[[2014,12,16]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2014,12,19]]}},"container-title":["2014 20th IEEE International Conference on Parallel and Distributed Systems (ICPADS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7092978\/7097773\/07097795.pdf?arnumber=7097795","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T10:43:39Z","timestamp":1498214619000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7097795\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/padsw.2014.7097795","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}