{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:17:24Z","timestamp":1729621044616,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/patmos.2013.6662162","type":"proceedings-article","created":{"date-parts":[[2013,11,27]],"date-time":"2013-11-27T16:56:40Z","timestamp":1385571400000},"page":"107-111","source":"Crossref","is-referenced-by-count":0,"title":["Evaluating the impact of substrate on power integrity in industrial microcontrollers"],"prefix":"10.1109","author":[{"given":"Marco","family":"Cazzaniga","sequence":"first","affiliation":[]},{"given":"Patrice Joubert","family":"Doriol","sequence":"additional","affiliation":[]},{"given":"Emmanuel","family":"Blanc","sequence":"additional","affiliation":[]},{"given":"Valentino","family":"Liberali","sequence":"additional","affiliation":[]},{"given":"Davide","family":"Pandini","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005195"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280883"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/43.848086"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2006.283901"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2192458"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2004.03.006"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855352"},{"journal-title":"Chip Substrate Extension (CSE","year":"0","key":"3"},{"journal-title":"Release 12 2","year":"2013","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.836294"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829393"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560093"},{"key":"6","doi-asserted-by":"crossref","first-page":"149","DOI":"10.1016\/j.vlsi.2011.09.003","article-title":"Efficient algorithms for fast IR-drop analysis exploiting locality Integration","volume":"45","author":"ko?se","year":"2012","journal-title":"The VLSI Journal"},{"key":"5","first-page":"651","article-title":"Challenges in power-ground integrity","author":"liu","year":"2001","journal-title":"Proc ICCAD"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383188"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.886029"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450515"}],"event":{"name":"2013 23rd International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2013,9,9]]},"location":"Karlsruhe, Germany","end":{"date-parts":[[2013,9,11]]}},"container-title":["2013 23rd International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6646388\/6662142\/06662162.pdf?arnumber=6662162","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T23:16:48Z","timestamp":1498087008000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6662162\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/patmos.2013.6662162","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}