{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,20]],"date-time":"2026-09-20T05:25:12Z","timestamp":1789881912197,"version":"4.0.1"},"reference-count":44,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/patmos.2014.6951859","type":"proceedings-article","created":{"date-parts":[[2014,11,25]],"date-time":"2014-11-25T17:43:28Z","timestamp":1416937408000},"page":"1-8","source":"Crossref","is-referenced-by-count":8,"title":["Evaluating the impact of environment and physical variability on the I<inf>ON<\/inf> current of 20nm FinFET devices"],"prefix":"10.1109","author":[{"given":"Alexandra L.","family":"Zimpeck","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Cristina","family":"Meinhardt","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","year":"0","journal-title":"Ptm Predictive technology model"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2049059"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691172"},{"key":"36","article-title":"Protecting against flip-flop hold time violations due to process variations","author":"neuberger","year":"2008","journal-title":"Latin-American Test Workshop (LATW) 2008 Puebla Proceedings of Latin-American Test Workshop (LATW)"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681585"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1080\/00207210500128570"},{"key":"15","year":"2010","journal-title":"Case Study Statistical Variability in An Example 22nm FinFET"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.806600"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131494"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1145\/2765491.2765512"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71752-4"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.4236\/wjnse.2013.31003"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-010-0322-y"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2008.07.042"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2199499"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228414"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2012.6180361"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TEPM.2005.856534"},{"key":"43","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2042899"},{"key":"42","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2046988"},{"key":"41","article-title":"The effect of process variation on device temperature in finFET circuits","author":"choi","year":"2007","journal-title":"Computer-Aided Design"},{"key":"40","article-title":"Variability analysis of finfetbased devices and circuits considering electrical confinement and width quantization","author":"rasouli","year":"2009","journal-title":"Computer-Aided Design - Digest of Technical Papers"},{"key":"44","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2013.6650594"},{"key":"22","first-page":"xxiii","article-title":"Conquering process variability: A key enabler for profitable manufacturing in advanced technology nodes","author":"strojwas","year":"2006","journal-title":"International Symposium on Semiconductor Manufacturing ISSM-95"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2000.838919"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193833"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065752"},{"key":"26","first-page":"1983","article-title":"A statistical design-oriented delay variation model accounting for within-die variations","volume":"27","author":"rahma-abu","year":"2008","journal-title":"IEEE Transaction CADICS"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2023194"},{"key":"28","article-title":"Impact of surface orientation on vth variability of finfet","author":"wu","year":"2010","journal-title":"Silicon Nanoelectronics Workshop"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.883910"},{"key":"3","first-page":"207","article-title":"FinFETs for nanoscale CMOS digital integrated circuits","author":"king","year":"2005","journal-title":"Proc Int Conf Computer-Aided Design"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672005"},{"key":"10","first-page":"207","article-title":"FinFETs for nanoscale CMOS digital integrated circuits","author":"king","year":"2005","journal-title":"Int Conf on Computer-Aided Design"},{"key":"1","author":"orshansky","year":"2008","journal-title":"Design for Manufacturability and Statistical Design"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2002046"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.50"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISDRS.2009.5378198"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2003.809179"},{"key":"5","year":"0","journal-title":"ITRS"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1016\/0026-2692(95)00019-E"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/5.915374"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2000.838919"},{"key":"8","first-page":"xxiii","article-title":"Conquering process variability: A key enabler for profitable manufacturing in advanced technology nodes","author":"strojwas","year":"2006","journal-title":"IEEE ISSM"}],"event":{"name":"2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","location":"Palma de Mallorca, Spain","start":{"date-parts":[[2014,9,29]]},"end":{"date-parts":[[2014,10,1]]}},"container-title":["2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6942524\/6951857\/06951859.pdf?arnumber=6951859","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T20:12:28Z","timestamp":1490299948000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6951859\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":44,"URL":"https:\/\/doi.org\/10.1109\/patmos.2014.6951859","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}