{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T11:25:54Z","timestamp":1730287554715,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/patmos.2014.6951860","type":"proceedings-article","created":{"date-parts":[[2014,11,25]],"date-time":"2014-11-25T17:43:28Z","timestamp":1416937408000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Parametric yield optimization using leakage-yield-driven floorplanning"],"prefix":"10.1109","author":[{"given":"Yang","family":"Xu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bo","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jurgen","family":"Teich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357998"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176284"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.150"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.122"},{"key":"16","first-page":"878","article-title":"Compact thermal modeling for temperature-aware design","author":"wei huang","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"13","first-page":"732","article-title":"Improving dual Vt technology by simultaneous gate sizing and mechanical stress optimization","author":"gu","year":"2011","journal-title":"ICCAD"},{"key":"14","first-page":"1","article-title":"A case for thermal-aware floorplanning at the microarchitectural level","volume":"7","author":"sankaranarayanan","year":"2005","journal-title":"Journal of Instruction-Level Parallelism"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450197"},{"key":"21","first-page":"346","article-title":"Variation-aware leakage power model extraction for system-level hierarchical power analysis","author":"xu","year":"2012","journal-title":"DATE"},{"key":"20","first-page":"605","article-title":"Statistical thermal modeling and optimization considering leakage power variations","author":"juan","year":"2012","journal-title":"DATE"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123011"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837394"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193867"},{"journal-title":"Principal Component Analysis","year":"2002","author":"jolliffe","key":"26"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337541"},{"key":"3","first-page":"284","article-title":"Parametric yield analysis and constrained-based supply voltage optimization","author":"rao","year":"2005","journal-title":"ISQED"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065716"},{"key":"10","first-page":"681","article-title":"Design time body bias selection for parametric yield improvement","author":"zhuo","year":"2010","journal-title":"ASP-DAC"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233511"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560212"},{"key":"5","first-page":"143","article-title":"Probabilistic dual-vth leakage optimization under variability","author":"davoodi","year":"2005","journal-title":"ISLPED"},{"key":"4","first-page":"773","article-title":"Statistical optimization of leakage power considering process variations using dual-Vth and sizing","author":"srivastava","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393949"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233507"}],"event":{"name":"2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2014,9,29]]},"location":"Palma de Mallorca, Spain","end":{"date-parts":[[2014,10,1]]}},"container-title":["2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6942524\/6951857\/06951860.pdf?arnumber=6951860","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T20:18:00Z","timestamp":1490300280000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6951860\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/patmos.2014.6951860","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}