{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T14:54:22Z","timestamp":1729608862314,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/patmos.2014.6951863","type":"proceedings-article","created":{"date-parts":[[2014,11,25]],"date-time":"2014-11-25T22:43:28Z","timestamp":1416955408000},"page":"1-7","source":"Crossref","is-referenced-by-count":2,"title":["Robust sub-powered asynchronous logic"],"prefix":"10.1109","author":[{"given":"Jiaoyan","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arnaud","family":"Tisserand","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emanuel","family":"Popovici","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sorin","family":"Cotofana","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1201\/9781420039559.ch9"},{"journal-title":"Binary Adder Architectures for CeU-Based VLSI and Their Synthesis","year":"1998","author":"zimmermann","key":"18"},{"key":"15","first-page":"9","article-title":"Variations of the power dissipation in adiabatic logic gates","volume":"1","author":"amirante","year":"2001","journal-title":"Proceedings of the 11th International Workshop on Power and Timing Modeling Optimization and Simulation"},{"key":"16","doi-asserted-by":"crossref","first-page":"408","DOI":"10.1049\/el:20010289","article-title":"dynamically biased current sensor for current-sensing completion detection","volume":"37","author":"lampinen","year":"2001","journal-title":"Electronics Letters"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2012.1213"},{"key":"14","first-page":"376","article-title":"A power-eflicient integrated input\/output completion detection circuit for asynchronous-logic quasi-delay-insensitive precharged half: Bufler","author":"ho","year":"2011","journal-title":"Integrated Circuits (ISIC) IEEE 13th International Symposium on"},{"key":"11","article-title":"CMOS VLSI design","author":"weste","year":"2005","journal-title":"A Circuits and Systems Perspective"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000292"},{"journal-title":"Sub-Threshold Design for Ultra Low-Power Systems","year":"2006","key":"3"},{"key":"2","first-page":"868","article-title":"Theoretical and practical limits of dynamic voltage scaling","author":"bo zhai","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"1","doi-asserted-by":"crossref","first-page":"1210","DOI":"10.1109\/4.604077","article-title":"Supply and threshold voltage scaling for low power CMOS","volume":"32","author":"gonzalez","year":"1997","journal-title":"Solid State Circuits IEEE Journal of"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2005.195479"},{"key":"7","first-page":"353","article-title":"Low power sub-threshold asynchronous QDI static logic transistor-level implementation (SL TI) 32-bit ALU","author":"ho","year":"2013","journal-title":"Circuits and Systems (ISCAS) 2013 IEEE International Symposium On IEEE"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035449"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2013.29"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/92.920822"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.898732"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.71"}],"event":{"name":"2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2014,9,29]]},"location":"Palma de Mallorca, Spain","end":{"date-parts":[[2014,10,1]]}},"container-title":["2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6942524\/6951857\/06951863.pdf?arnumber=6951863","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T00:55:45Z","timestamp":1498179345000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6951863\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/patmos.2014.6951863","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}