{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T00:16:07Z","timestamp":1729642567606,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/patmos.2014.6951877","type":"proceedings-article","created":{"date-parts":[[2014,11,25]],"date-time":"2014-11-25T22:43:28Z","timestamp":1416955408000},"page":"1-8","source":"Crossref","is-referenced-by-count":3,"title":["Hardware-assisted power estimation for design-stage processors using FPGA emulation"],"prefix":"10.1109","author":[{"given":"Sebastian","family":"Hesselbarth","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tim","family":"Baumgart","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Holger","family":"Blume","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"15","DOI":"10.1007\/s10470-013-0127-6"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/HST.2011.5955001"},{"key":"14","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1255456.1255463","article-title":"Hw-sw emulation framework for temperature-aware design in mpsocs","volume":"12","author":"atienza","year":"2008","journal-title":"ACM Trans Des Autom Electron Syst"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1145\/1065579.1065764"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1145\/1393921.1394010"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/DSN.2002.1028926"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/ICCD.2002.1106752"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/DSN.2004.1311888"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/TVLSI.2009.2039153"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1145\/337292.337786"},{"key":"6","doi-asserted-by":"crossref","first-page":"123","DOI":"10.1109\/92.555992","article-title":"Power analysis and minimization techniques for embedded DSP software","volume":"5","author":"lee","year":"1997","journal-title":"Very Large Scale Integration (VLSI) Systems IEEE Transactions on"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1145\/334012.334019"},{"key":"4","first-page":"326","article-title":"Instruction level power analysis and optimization of software","author":"tiwari","year":"1996","journal-title":"VLSI Design 1996 Proceedings Ninth International Conference on"},{"key":"9","doi-asserted-by":"crossref","first-page":"689","DOI":"10.1016\/j.sysarc.2007.01.002","article-title":"Hybrid functional-and instruction-level power modeling for embedded and heterogeneous processor architectures","volume":"53","author":"blume","year":"2007","journal-title":"Journal of Systems Architecture"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1145\/2206781.2206839"}],"event":{"name":"2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2014,9,29]]},"location":"Palma de Mallorca, Spain","end":{"date-parts":[[2014,10,1]]}},"container-title":["2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6942524\/6951857\/06951877.pdf?arnumber=6951877","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,27]],"date-time":"2020-08-27T05:53:05Z","timestamp":1598507585000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6951877\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/patmos.2014.6951877","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}