{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T11:26:00Z","timestamp":1730287560798,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/patmos.2014.6951880","type":"proceedings-article","created":{"date-parts":[[2014,11,25]],"date-time":"2014-11-25T22:43:28Z","timestamp":1416955408000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Gate leakage current accurate models for nanoscale MOSFET transistors"],"prefix":"10.1109","author":[{"given":"Abdoul","family":"Rjoub","sequence":"first","affiliation":[]},{"given":"Nedal Al","family":"Taradeh","sequence":"additional","affiliation":[]},{"given":"Mamoun F.","family":"Al-Mistarihi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","article-title":"Comparative analysis of low power and high performance PTM models of CMOS with HiK-metal gate technology at 22nm","volume":"2","author":"sharma","year":"2012","journal-title":"International Journal of Soft Computing and Engineering"},{"key":"11","article-title":"Modeling and analysis of loading effect in leakage of nano-scaled bulk-CMOS logic circuits","author":"roy","year":"2005","journal-title":"Europe Conference and Exhibition on Design Automation and Test (DATE'05)"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045084"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2010.2044710"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCO.2013.6481167"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICEEE.2011.6106668"},{"journal-title":"BSIM4 2 1 MOSFET Model","year":"0","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.885637"},{"journal-title":"Leakage Current in Sub-Micrometer CMOS Gates","year":"2005","author":"butzen","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2021714"},{"key":"4","article-title":"Compact process and layout aware model for variability optimiation of circuit in nanoscale CMOS","author":"kim","year":"2010","journal-title":"International Conference (SISPAD)"},{"journal-title":"Physical Background of MOS Model 11","year":"2003","author":"van langevelde","key":"9"},{"key":"8","article-title":"Electrical properties of the graphitic carbon contacts on carbon nanotube field effect transistors","volume":"101","author":"amaoki","year":"2012","journal-title":"IEEE Trans Applied Physics"}],"event":{"name":"2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2014,9,29]]},"location":"Palma de Mallorca, Spain","end":{"date-parts":[[2014,10,1]]}},"container-title":["2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6942524\/6951857\/06951880.pdf?arnumber=6951880","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T05:20:31Z","timestamp":1490332831000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6951880\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/patmos.2014.6951880","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}