{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:37:33Z","timestamp":1729676253625,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/patmos.2014.6951881","type":"proceedings-article","created":{"date-parts":[[2014,11,25]],"date-time":"2014-11-25T17:43:28Z","timestamp":1416937408000},"page":"1-7","source":"Crossref","is-referenced-by-count":2,"title":["Power-efficient power-management logic"],"prefix":"10.1109","author":[{"given":"Dominik","family":"Macko","sequence":"first","affiliation":[]},{"given":"Katarina","family":"Jelemenska","sequence":"additional","affiliation":[]},{"given":"Pavel","family":"Cicak","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Open Cell Library","year":"2014","key":"15"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2011.03.003"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511805172"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2004.1354035"},{"key":"12","first-page":"155","article-title":"A design approach for fine-grained runtime power gating using locally extracted sleep signals","author":"usami","year":"2006","journal-title":"IEEE ICC"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2014.6868781"},{"key":"2","doi-asserted-by":"crossref","first-page":"2787","DOI":"10.1016\/j.comnet.2010.05.010","article-title":"The internet of things: A survey","volume":"54","author":"atzori","year":"2010","journal-title":"Computer Networks"},{"journal-title":"Cadence Design Systems A Practical Guide to Low Power Design User Experience with CPF","year":"2012","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1998.724573"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/AFRCON.2011.6072053"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/EUROCON.2013.6625168"},{"key":"5","first-page":"719","article-title":"Low power design for SoC with power management unit","author":"sun","year":"2011","journal-title":"ASICON IEEE"},{"journal-title":"IEEE Standard for Design and Verification of Low Power Integrated Circuits","year":"2013","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/43.503933"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258816"}],"event":{"name":"2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2014,9,29]]},"location":"Palma de Mallorca, Spain","end":{"date-parts":[[2014,10,1]]}},"container-title":["2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6942524\/6951857\/06951881.pdf?arnumber=6951881","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T20:55:45Z","timestamp":1498164945000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6951881\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/patmos.2014.6951881","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}