{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:21:08Z","timestamp":1725783668979},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/patmos.2014.6951896","type":"proceedings-article","created":{"date-parts":[[2014,11,25]],"date-time":"2014-11-25T22:43:28Z","timestamp":1416955408000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["Experimental analysis of flip-flops minimum operating voltage in 28nm FDSOI and the impact of back bias and temperature"],"prefix":"10.1109","author":[{"given":"Sebastien","family":"Bernard","sequence":"first","affiliation":[]},{"given":"Marc","family":"Belleville","sequence":"additional","affiliation":[]},{"given":"Alexandre","family":"Valentian","sequence":"additional","affiliation":[]},{"given":"Jean-Didier","family":"Legat","sequence":"additional","affiliation":[]},{"given":"David","family":"Bol","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2011.6043407"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2010.5619758"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840901"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751876"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393952"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005413"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2006.1708372"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea1010001"},{"key":"7","first-page":"57","article-title":"Sub- 45nm fully-depleted SOl CMOS subthreshold logic for ultra-low-power applications","author":"bol","year":"2008","journal-title":"SOl Conference"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724592"},{"key":"5","article-title":"UTBB FDSOI transistors with dual STI for a multi-Vt strategy at 20nm node and below","author":"grenouillet","year":"2012","journal-title":"Proc Int Electron Devices Meeting (IEDM)"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2008.4567271"},{"key":"9","first-page":"452","article-title":"A 460MHz at 397mV, 2.6GHz at 1.3V, 32b VLIW DSP, embedding FMAX tracking","author":"wilson","year":"2014","journal-title":"International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629305"}],"event":{"name":"2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2014,9,29]]},"location":"Palma de Mallorca, Spain","end":{"date-parts":[[2014,10,1]]}},"container-title":["2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6942524\/6951857\/06951896.pdf?arnumber=6951896","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T05:33:23Z","timestamp":1490333603000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6951896\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/patmos.2014.6951896","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}