{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:44:20Z","timestamp":1729633460829,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/patmos.2014.6951900","type":"proceedings-article","created":{"date-parts":[[2014,11,25]],"date-time":"2014-11-25T17:43:28Z","timestamp":1416937408000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["A methodology for scaling power dissipation values between different FPGAs"],"prefix":"10.1109","author":[{"given":"Axel","family":"Reimer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wolfgang","family":"Nebel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Open Cores Viterbi Encoder and Decoder","year":"2012","author":"rathnayake","key":"17"},{"journal-title":"Lowering Power at 28 Nm with Xilinx 7 Series Devices","year":"2013","author":"hussein","key":"15"},{"journal-title":"Open Cores Simple to Use SHA-2 Algorithm","year":"2012","author":"locatelli","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/988952.988992"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1124713.1124721"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1988.14734"},{"key":"12","doi-asserted-by":"crossref","first-page":"525","DOI":"10.1007\/3-540-44614-1_57","article-title":"High-level area and performance estimation of hardware building blocks on fpgas","volume":"1896","author":"enzler","year":"2000","journal-title":"Field-Programmable Logic and Applications The Roadmap to Reconfigurable Computing"},{"key":"3","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1109\/ICCD.2001.955002","article-title":"High-level power modeling of cplds and fpgas","author":"shang","year":"2001","journal-title":"Computer Design 2001 ICCD 2001 Proceedings 2001 International Conference On IEEE"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358040"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"10","first-page":"435","article-title":"Chipest-fpga: A tool for chip level area and timing estimation of lookup table based fpgas for high level applications","author":"xu","year":"1997","journal-title":"Design Automation Conference 1997 Proceedings of the ASP-DAC'97 Asia and South Pacific IEEE"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2015326"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187502"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412139"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.831478"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2006.4271826"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2013.48"}],"event":{"name":"2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2014,9,29]]},"location":"Palma de Mallorca, Spain","end":{"date-parts":[[2014,10,1]]}},"container-title":["2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6942524\/6951857\/06951900.pdf?arnumber=6951900","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T20:55:45Z","timestamp":1498164945000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6951900\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/patmos.2014.6951900","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}