{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T18:04:13Z","timestamp":1725473053487},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/patmos.2014.6951909","type":"proceedings-article","created":{"date-parts":[[2014,11,25]],"date-time":"2014-11-25T22:43:28Z","timestamp":1416955408000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["Design and test of a low-power 90nm XOR\/XNOR gate for cryptographic applications"],"prefix":"10.1109","author":[{"given":"Erica","family":"Tena-Sanchez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Javier","family":"Castro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio J.","family":"Acosta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards","year":"2007","author":"mangard","key":"19"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/4.509871"},{"journal-title":"KASUMI Specification Part of the Specification of the 3GPP Confidentiality and Integrity Algorithms","year":"1999","author":"etsi\/sage","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2004.1356647"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2014.72"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/4.910495"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2315878"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.202"},{"key":"12","first-page":"403","article-title":"A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards","author":"tiri","year":"2002","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC 02)"},{"key":"3","first-page":"104","article-title":"Timing attacks on implementations of diffie-HeUman, RSA, DSS, other systems","author":"kocher","year":"1996","journal-title":"Proc Int'l Cryptology Conf (CRYPTO'96)"},{"key":"20","doi-asserted-by":"crossref","first-page":"354","DOI":"10.1007\/11545262_26","article-title":"Prototype IC with WDDL and differential routing - DPA resistance assessment","author":"tiri","year":"2005","journal-title":"Proc Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES 2005)"},{"key":"2","first-page":"388","article-title":"Differential power analysis","author":"kocher","year":"1999","journal-title":"Proc of International Cryptology Conference (CRYPTO'99)"},{"journal-title":"Applied Cryptography Protocols Algorithms and Source Code in C","year":"1996","author":"schneier","key":"1"},{"key":"10","first-page":"172","article-title":"Masked dual-rail pre-charge logic: DPAresistance without routing constraints","author":"popp","year":"2005","journal-title":"Cryptographic Hardware and Embedded Systems (CHES'05)"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.200"},{"key":"6","first-page":"242","article-title":"Dual-rail random switching logic: A countermeasure to reduce side channel leakage","author":"chen","year":"2006","journal-title":"Proc Cryptographic Hardware and Embedded Systems (CHES)"},{"journal-title":"Random Switching Logic A Countermeasure against DPA based on Transition Probability","year":"2004","author":"suzuki","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2012.2227486"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"8","first-page":"255","article-title":"Security evaluation of DPA countermeasures using dual-rail pre-charge logic style","author":"suzuki","year":"2006","journal-title":"Proc Eighth Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '06)"}],"event":{"name":"2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2014,9,29]]},"location":"Palma de Mallorca, Spain","end":{"date-parts":[[2014,10,1]]}},"container-title":["2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6942524\/6951857\/06951909.pdf?arnumber=6951909","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T00:55:45Z","timestamp":1498179345000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6951909\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/patmos.2014.6951909","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}