{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:44:31Z","timestamp":1725662671056},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/patmos.2014.6951910","type":"proceedings-article","created":{"date-parts":[[2014,11,25]],"date-time":"2014-11-25T22:43:28Z","timestamp":1416955408000},"page":"1-8","source":"Crossref","is-referenced-by-count":10,"title":["VPPET: Virtual platform power and energy estimation tool for heterogeneous MPSoC based FPGA platforms"],"prefix":"10.1109","author":[{"given":"Santhosh Kumar","family":"Rethinagiri","sequence":"first","affiliation":[]},{"given":"Oscar","family":"Palomar","sequence":"additional","affiliation":[]},{"given":"Javier","family":"Arias Moreno","sequence":"additional","affiliation":[]},{"given":"Osman","family":"Unsal","sequence":"additional","affiliation":[]},{"given":"Adrian","family":"Cristal","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Xilinx Power Estimator","year":"2014","key":"19"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/2555486.2555491"},{"key":"18","doi-asserted-by":"crossref","first-page":"535","DOI":"10.1109\/ISQED.2014.6783373","article-title":"Pets: Power and energy estimation tool at systemlevel","author":"rethinagiri","year":"2014","journal-title":"Quality Electronic Design (ISQED) 2014 15th International Symposium on"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DASIP.2011.6136852"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.38"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485964"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/196984"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1391732.1391737"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268921"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/335043.335044"},{"key":"2","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1145\/280756.280881","article-title":"System-level power estimation and optimization","author":"benini","year":"1998","journal-title":"Proceedings 1998 International Symposium on Low Power Electronics and Design (IEEE Cat No 98TH8379) LPE"},{"key":"1","article-title":"System level virtual prototyping becomes a reality with OYP donation from imperas","author":"bailey","year":"2008","journal-title":"Technical Report EDA"},{"key":"10","first-page":"106","article-title":"Tim power3: Power estimation methodology for systemc tim 2.0","author":"greaves","year":"2012","journal-title":"Specification and Design Languages (FDL) 2012 Forum on"},{"key":"7","first-page":"147","article-title":"Gaut: A high-level synthesis tool for dsp applications","author":"coussy","year":"2012","journal-title":"High-Level Synthesis"},{"key":"6","doi-asserted-by":"crossref","first-page":"129","DOI":"10.1145\/996566.996606","article-title":"An area estimation methodology for fpga based designs at systemc-ievel","author":"brandolese","year":"2004","journal-title":"Design Automation Coriference 2004 Proceedings"},{"key":"5","doi-asserted-by":"crossref","first-page":"1609","DOI":"10.7873\/DATE.2013.327","article-title":"System-level modeling of energy in tim for early validation of power and thermal management","author":"bouhadiba","year":"2013","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"journal-title":"Micro","article-title":"Mcpat: An integrated power, area. and timing modeling framework for multicore and manycore architectures","year":"2009","key":"9"},{"key":"8","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"}],"event":{"name":"2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2014,9,29]]},"location":"Palma de Mallorca, Spain","end":{"date-parts":[[2014,10,1]]}},"container-title":["2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6942524\/6951857\/06951910.pdf?arnumber=6951910","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,18]],"date-time":"2023-07-18T14:30:51Z","timestamp":1689690651000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6951910\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/patmos.2014.6951910","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}