{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:18:08Z","timestamp":1729635488162,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/patmos.2015.7347584","type":"proceedings-article","created":{"date-parts":[[2015,12,8]],"date-time":"2015-12-08T22:20:17Z","timestamp":1449613217000},"page":"33-39","source":"Crossref","is-referenced-by-count":1,"title":["Calculation of worst-case execution time for multicore processors using deterministic execution"],"prefix":"10.1109","author":[{"given":"Hamid","family":"Mushtaq","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zaid","family":"Al-Ars","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koen","family":"Bertels","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Weet analysis for multi-core processors with shared 12 instruction caches","author":"jun","year":"2008","journal-title":"RTAS"},{"key":"ref11","article-title":"Accurately estimating worst-case execution time for multi-core processors with shared direct-mapped instruction caches","author":"wei","year":"2009","journal-title":"RTCSA"},{"key":"ref12","article-title":"Accurate and efficient identification of worst-case execution time for multicore processors: A survey","author":"hamid","year":"2013","journal-title":"IDT"},{"article-title":"Static WCET Analysis Based on Abstract Interpretation and Counting of Elements","year":"2010","author":"bygde","key":"ref13"},{"key":"ref14","first-page":"1","article-title":"Chronos: A Timing Analyzer for Embedded Software","volume":"69","author":"xianfeng","year":"2007","journal-title":"Science of Computer Programming Special Issue on Experimental Software and Toolkit"},{"key":"ref15","article-title":"Automatic WCET Analysis of Real-Time Parallel","author":"haluk","year":"2013","journal-title":"2nd International Workshop on Worst-Case Execution Time Analysis"},{"article-title":"Timing Analysable Synchronisation Techniques for Parallel Programs on Embedded Multi-Cores","year":"0","author":"gerdes","key":"ref16"},{"journal-title":"Time-predictable Execution of Embedded Software on Multi-core Platforms","year":"0","author":"sudipta","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref4","article-title":"The deterministic execution hammer: How well does it actually pound nails?","author":"bergan","year":"2011","journal-title":"2nd Workshop on Determinism and Correctness in Parallel Programming"},{"key":"ref3","first-page":"200","article-title":"A tutorial on uppaal","author":"behrmann","year":"2004"},{"key":"ref6","article-title":"Towards weet analysis of multicore architectures using uppaal","author":"gustavsson","year":"2010","journal-title":"Proc Int Workshop Worst-Case Execution Time Anal"},{"key":"ref5","article-title":"Modeling shared cache and bus in multi-cores for timing analysis","author":"sudipta","year":"2010","journal-title":"SCOPES"},{"key":"ref8","first-page":"721","article-title":"Detlock: Portable and efficient deterministic execution for shared memory multicore systems","author":"hamid","year":"2012","journal-title":"High Performance Computing Networking Storage and Analysis (SCC) 2012 SC Companion"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1145\/1508284.1508256","article-title":"Kendo: efficient deterministic multithreading in software","volume":"44","author":"olszewski","year":"2009","journal-title":"SIGPIAN Not"},{"year":"0","key":"ref2"},{"year":"0","key":"ref1"},{"key":"ref9","first-page":"1","article-title":"A model checking based approach to bounding worst-case execution time for multicore processors","volume":"11","author":"lan","year":"2012","journal-title":"ACM Trans Embed Comput Syst"}],"event":{"name":"2015 25th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2015,9,1]]},"location":"Salvador, Brazil","end":{"date-parts":[[2015,9,4]]}},"container-title":["2015 25th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7337614\/7347577\/07347584.pdf?arnumber=7347584","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T01:10:48Z","timestamp":1498266648000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7347584\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/patmos.2015.7347584","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}